A 14-bit 20-MS/s Pipelined ADC With Digital Distortion Calibration
暂无分享,去创建一个
[1] Willy Sansen,et al. Distortion in elementary transistor circuits , 1999 .
[2] P.R. Gray,et al. A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR , 2004, IEEE Journal of Solid-State Circuits.
[3] T. L. Sculley,et al. A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converter , 2002 .
[4] H. Matsui,et al. A 14-bit digitally self-calibrated pipelined ADC with adaptive bias optimization for arbitrary speeds up to 40 MS/s , 2006, IEEE Journal of Solid-State Circuits.
[5] I. Galton,et al. A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC , 2004, IEEE Journal of Solid-State Circuits.
[6] P. R. Gray,et al. A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.
[7] A. Karanicolas,et al. A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .
[8] S. H. Lewis,et al. An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration , 2001 .
[9] Gabor C. Temes,et al. Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization , 1996, Proc. IEEE.
[10] Germano Nicollini,et al. A fully differential sample-and-hold circuit for high-speed applications , 1989 .
[11] C. Grace,et al. A 12 b 80 MS/s pipelined ADC with bootstrapped digital calibration , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[12] H. Matsui,et al. A 14bit digitally self-calibrated pipelined ADC with adaptive bias optimization for arbitrary speeds up to 40MS/s , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..
[13] K. Bacrania,et al. A 14 b 20 MSample/s CMOS pipelined ADC , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[14] Stephen H. Lewis,et al. 25.5 A 12b 80MS/s Pipelined ADC with Bootstrapped Digital Calibration , 2004 .
[15] B. Murmann,et al. A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..