Co-simulation of Functional SystemC TLM Models with Power/Thermal Solvers

Modern systems-on-chips need sophisticated power-Management policies to control their power consumption and temperature. These power-management policies are usually implemented partly in software, with hardware support. They need to be validated early, hence power and temperature-aware simulation techniques at the system-level need to be developed. Existing approaches for system-level power and thermal analysis usually either completely abstract the functionality (allowing only simple scenarios to be simulated), or run the functional simulation independently from the non-functional one. The approach presented in this paper allows a coupled simulation of a SystemC/TLM model, possibly including the actual embedded software, with a power and temperature solver such as ATMI or the commercial tool ACEplorer. Power and temperature analysis is done based on the stimuli sent by the SystemC/TLM platform, which in turn can take decisions based on the non-functional simulation.

[1]  Kevin Skadron,et al.  HotSpot: a compact thermal modeling methodology for early-stage VLSI design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Hanifa Boucheneb,et al.  Semantics for Model-Based Validation of Continuous/Discrete Systems , 2008, 2008 Design, Automation and Test in Europe.

[3]  M. Slee,et al.  Thrift : Scalable Cross-Language Services Implementation , 2022 .

[4]  Yiannakis Sazeides,et al.  An analytical model of temperature in microprocessors , 2005 .

[5]  Florence Maraninchi,et al.  Co-Simulation of a SystemC TLM Virtual Platform with a Power Simulator at the Architectural Level: Case of a Set-Top Box , 2012, DAC 2012.

[6]  Narayanan Vijaykrishnan,et al.  A power estimation methodology for systemC transaction level models , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).

[7]  Martin Gag,et al.  Simulation of thermal behavior for Networks-on-Chip , 2010, NORCHIP 2010.

[8]  Sylvian Kaiser,et al.  ESL solutions for low power design , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[9]  Edward A. Lee,et al.  A component-based approach to modeling and simulating mixed-signal and hybrid systems , 2002, TOMC.

[10]  Timothy Bourke,et al.  A hybrid synchronous language with hierarchical automata: Static typing and translation to synchronous code , 2011, 2011 Proceedings of the Ninth ACM International Conference on Embedded Software (EMSOFT).

[11]  Mohamed Abid,et al.  Discrete-continuous simulation model for accurate validation in component-based heterogeneous SoC design , 2005, 16th IEEE International Workshop on Rapid System Prototyping (RSP'05).

[12]  Pascal Vivet,et al.  Power Modeling in SystemC at Transaction Level, Application to a DVFS Architecture , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[13]  M. Abid,et al.  A SystemC/Simulink Co-Simulation Framework for Continuous/Discrete-Events Simulation , 2006, 2006 IEEE International Behavioral Modeling and Simulation Workshop.