Carrier separation analysis for clarifying carrier conduction and degradation mechanisms in high-k stack gate dielectrics

Abstract The carrier conduction and the degradation mechanism in n+gate p-channel metal-insulator-semiconductor field-effect-transistors with HfAlOX (Hf: 60 at.%, Al: 40 at.%)/SiO2 dielectric layers have been investigated using carrier separation method. Since gate current depends on substrate bias and both electron and hole currents are independent of temperature over the range of 25–150 °C, the conduction mechanism for both currents is controlled by a tunneling process. As the interfacial SiO2 layer (IL) thickness increases in a fixed high-k layer thickness (Thigh-k), a dominant carrier in the leakage current changes from hole to electron around 2.2-nm-thick IL. This is due to an asymmetric barrier height for electrons and holes at the SiO2/Si interface. On the contrary, in the case of a fixed IL thickness of 1.3 nm, the hole current is dominant in the leakage current, regardless of Thigh-k. It is shown that the dominant carrier in the leakage current depends on the structure of the high-k stack. Both electron and hole currents for the stress-induced-leakage-current (SILC) state increase slightly relative to the initial currents, which means that the trap generation in the high-k stack occurs near both the conduction band edge of n+poly-Si gate and the valence band edge of Si substrate. The electron current at soft breakdown (SBD) state dramatically increases over that for the SILC state, while the hole currents for both the SILC state and SBD are almost the same. This indicates that the defect sites generated in the high-k stack after SBD are located at energies near the conduction band edge of n+poly-Si gate. Both the defect generation rate and the defect size in the HfAlOX/SiO2 stacks are large compared with those in SiO2. It is inferred that, in high-k dielectric stack, the defect generation mainly occurs in the high-k side rather than the IL side, and the defect size larger than the case of SiO2 could be related to a larger dielectric constant of the high-k layer.

[1]  Dim-Lee Kwong,et al.  Energy gap and band alignment for (HfO2)x(Al2O3)1−x on (100) Si , 2002 .

[2]  D.S.H. Chan,et al.  Analysis of charge trapping and breakdown mechanism in high-k dielectrics with metal gate electrode using carrier separation , 2003, IEEE International Electron Devices Meeting 2003.

[3]  Seiichi Miyazaki,et al.  Photoemission study of energy-band alignments and gap-state density distributions for high-k gate dielectrics , 2001 .

[4]  Noburu Fukushima,et al.  Novel dielectric breakdown model of Hf-silicate with high temperature annealing , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[5]  Shinichi Takagi,et al.  Experimental evidence of inelastic tunneling in stress-induced leakage current , 1999 .

[6]  A. Toriumi,et al.  Carrier separation analysis for clarifying leakage mechanism in unstressed and stressed HfAlO/sub x//SiO/sub 2/ stack dielectric layers , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[7]  Sungjoo Lee,et al.  Specific structural factors influencing on reliability of CVD-HfO/sub 2/ , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[8]  Philippe Roussel,et al.  Strong correlation between dielectric reliability and charge trapping in SiO2/Al2O3 gate stacks with TiN electrodes , 2002 .

[9]  J. McPherson,et al.  Trends in the ultimate breakdown strength of high dielectric-constant materials , 2003 .

[10]  Robert W. Brodersen,et al.  Quantum yield of electron impact ionization in silicon , 1985 .

[11]  L. Pantisano,et al.  Effect of bulk trap density on HfO/sub 2/ reliability and yield , 2003, IEEE International Electron Devices Meeting 2003.

[12]  J. Stathis Physical and predictive models of ultrathin oxide reliability in CMOS devices and circuits , 2001 .

[13]  L. Pantisano,et al.  Towards understanding degradation and breakdown of SiO2/high-k stacks , 2002, Digest. International Electron Devices Meeting,.

[14]  A. Toriumi,et al.  Experimental examination of physical model for direct tunneling current in unstressed/stressed ultrathin gate oxides , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[15]  T. Ma,et al.  Polarity dependent gate tunneling currents in dual-gate CMOSFETs , 1998 .

[16]  J. Sune,et al.  New physics-based analytic approach to the thin-oxide breakdown statistics , 2001, IEEE Electron Device Letters.

[17]  T. Aoyama,et al.  Dielectric breakdown mechanism of HfSiON/SiO/sub 2/ gate dielectric , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[18]  H. Satake,et al.  Degradation mechanism of HfSiON gate insulator and effect of nitrogen composition on the statistical distribution of the breakdown , 2003, IEEE International Electron Devices Meeting 2003.