Modeling of characteristic parameters for nano-scale junctionless double gate MOSFET considering quantum mechanical effect

This paper analytically models the characteristics parameters of nano-scale junctionless double gate MOSFETs under quantum confinement, as junctionless transistors gain advantages over their junction based counterparts recently. The models explicitly show how the device parameters like silicon channel thickness, oxide thickness, channel length etc. affect the characteristic parameters like surface potential, threshold voltage etc. when quantum mechanical effects dominate. We also study the effect of temperature on electron populations on sub-band energy levels. Variable quasi Fermi energy level is considered in this paper to increase the accuracy of the proposed models. Threshold voltage roll-off and drain induced barrier lowering are also analyzed to increase the efficacy of the models. These analytical models, valid from accumulation to depletion regimes, are validated and verified with the data obtained from Schrödinger–Poisson solver model of Technology Computer Aided Design. Simplicity of the proposed models give easy way to understand, analyze, and design Double Gate Junctionless transistors comprehensively.

[1]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[2]  Te-Kuang Chiang A New Quasi-2-D Threshold Voltage Model for Short-Channel Junctionless Cylindrical Surrounding Gate (JLCSG) MOSFETs , 2012, IEEE Transactions on Electron Devices.

[3]  F. Jazaeri,et al.  Modeling and Design Space of Junctionless Symmetric DG MOSFETs With Long Channel , 2013, IEEE Transactions on Electron Devices.

[4]  Matthias Bucher,et al.  Accounting for quantum effects and polysilicon depletion from weak to strong inversion in a charge-based design-oriented MOSFET model , 2003 .

[5]  Minghua Tang,et al.  Surface-Potential-Based Drain Current Model for Long-Channel Junctionless Double-Gate MOSFETs , 2012, IEEE Transactions on Electron Devices.

[6]  Sung-Jin Choi,et al.  Simple Analytical Bulk Current Model for Long-Channel Double-Gate Junctionless Transistors , 2011, IEEE Electron Device Letters.

[7]  J. Sallese,et al.  Charge-Based Modeling of Junctionless Double-Gate Field-Effect Transistors , 2011, IEEE Transactions on Electron Devices.

[8]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[9]  Mark S. Lundstrom,et al.  Nanoscale Transistors: Device Physics, Modeling and Simulation , 2005 .

[10]  Chi-Woo Lee,et al.  Low subthreshold slope in junctionless multigate transistors , 2010 .

[11]  Saraju P. Mohanty,et al.  Guest editorial - Design methodologies for nanoelectronic digital and analogue circuits , 2013, IET Circuits Devices Syst..

[12]  Jong-Tea Park,et al.  Low-temperature conductance oscillations in junctionless nanowire transistors , 2010 .

[13]  Wei Wang,et al.  On–Off Charge–Voltage Characteristics and Dopant Number Fluctuation Effects in Junctionless Double-Gate MOSFETs , 2012, IEEE Transactions on Electron Devices.

[14]  Chi-Woo Lee,et al.  High-Temperature Performance of Silicon Junctionless MOSFETs , 2010, IEEE Transactions on Electron Devices.

[15]  Robert F. Pierret,et al.  Semiconductor device fundamentals , 1996 .

[16]  S. Sze,et al.  Physics of Semiconductor Devices: Sze/Physics , 2006 .