论文信息 - A novel SOI IGBT for Power-Rail ESD clamp circuit

A novel SOI IGBT for Power-Rail ESD clamp circuit

A novel and robust transient-assisted high voltage SOI (Silicon On Insulator) IGBT (Insulated Gate Bipolar Transistor) with a parasitic capacitance for Power-Rail ESD clamp circuit in power integrated circuits is proposed in this work. Without using any other external trigger circuits, the triggering voltage of the improved device reduces by 13% in comparison with the conventional device structure under the 2ns rise time TLP (Transmission Line Pulsing) stress condition. Moreover, the proposed device is not sensitive to the normal VDD power-on transition event (with a rise time in milliseconds) because the parasitic capacitance is very small. The behavior of the novel device structure has been studied by simulations and verified by experiment.

Weifeng Sun | Jing Zhu | Qinsong Qian

[1] V. Parthasarathy,et al. A double RESURF LDMOS with drain profile engineering for improved ESD robustness , 2002, IEEE Electron Device Letters.

[2] A. J. Mouthaan,et al. Rise-time effects in ggnMOSt under TLP stress , 2000, 2000 22nd International Conference on Microelectronics. Proceedings (Cat. No.00TH8400).

[3] Ming-Dou Ker,et al. Latchup-free ESD protection design with complementary substrate-triggered SCR devices , 2003 .

[4] Gianluca Boselli,et al. Rise-time effects in grounded gate nMOS transistors under transmission line pulse stress , 2000 .

[5] Robert F. Pierret,et al. Semiconductor device fundamentals , 1996 .

[6] Lifang Lou,et al. A Novel and Robust Un-Assisted, Low-Trigger and High-Holding Voltage SCR (uSCR) for Area-Efficient On-Chip ESD Protection , 2007, 2007 IEEE Conference on Electron Devices and Solid-State Circuits.

[7] Ming-Dou Ker. Lateral SCR devices with low-voltage high-current triggering characteristics for output ESD protection in submicron CMOS technology , 1998 .

[8] Wolfgang Fichtner,et al. Analysis of lateral DMOS power devices under ESD stress conditions , 2000 .