Exploiting dominance and equivalence using fault tuples
暂无分享,去创建一个
[1] Gordon L. Smith,et al. Model for Delay Faults Based upon Paths , 1985, ITC.
[2] R. D. Blanton,et al. Universal test generation using fault tuples , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[3] Javier Uceda,et al. A new approach on fault list handling for faster fault elimination and direct test vector generation , 1991 .
[4] Dong Sam Ha,et al. SOPRANO: an efficient automatic test pattern generator for stuck-open faults in CMOS combinational circuits , 1991, DAC '90.
[5] Scott Davidson,et al. ITC'99 Benchmark Circuits - Preliminary Results , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[6] F. Brglez,et al. A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .
[7] R. D. Blanton,et al. Universal fault simulation using fault tuples , 2000, Proceedings 37th Design Automation Conference.
[8] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .