An Integrated Design Automation System for VLSI Circuits
暂无分享,去创建一个
H. Kitazawa | T. Hoshino | K. Ueda | O. Karatsu | M. Endo | T. Adachi
[1] Mitsuyoshi Nagatani,et al. Hierarchical Top-Down Layout Design Method for VLSI Chip , 1982, DAC 1982.
[2] T. Ohtsuki,et al. CAD systems for VLSI in Japan , 1983, Proceedings of the IEEE.
[3] Ikuo Harada,et al. CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.