An Integrated Design Automation System for VLSI Circuits

Our Integrated Design Automation System consists of an integrated design database, automated design processors, verification tools, and an interactive capture system. The automatic logic synthesis program, Angel, and the hierarchical layout system Champ/Alpha, have been particularly important in reducing the total design effort. A unified design language, HSL-FX, has been developed to broaden LSI design system coverage and to obtain better results from automatic logic synthesis. Using this system, a 10K-gate CPU has been designed in two man-months¿from function-level description to layour pattern.

[1]  Mitsuyoshi Nagatani,et al.  Hierarchical Top-Down Layout Design Method for VLSI Chip , 1982, DAC 1982.

[2]  T. Ohtsuki,et al.  CAD systems for VLSI in Japan , 1983, Proceedings of the IEEE.

[3]  Ikuo Harada,et al.  CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.