Approximate logic synthesis for error tolerant applications
暂无分享,去创建一个
[1] R. Rudell,et al. Multiple-Valued Logic Minimization for PLA Synthesis , 1986 .
[2] Antonio Ortega,et al. Analysis and testing for error tolerant motion estimation , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).
[3] Sandeep K. Gupta,et al. ERTG: A test generator for error-rate testing , 2007, 2007 IEEE International Test Conference.
[4] Martyn Edwards,et al. Logic synthesis , 1994, Microprocessors and microsystems.
[5] Melvin A. Breuer,et al. Defect and error tolerance in the presence of massive numbers of defects , 2004, IEEE Design & Test of Computers.
[6] Antonio Ortega,et al. Hardware testing for error tolerant multimedia compression based on linear transforms , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).
[7] Sandeep K. Gupta,et al. A Re-design Technique for Datapath Modules in Error Tolerant Applications , 2008, 2008 17th Asian Test Symposium.
[8] Fabio Somenzi,et al. Logic synthesis and verification algorithms , 1996 .
[9] Melvin A. Breuer,et al. Intelligible test techniques to support error-tolerance , 2004, 13th Asian Test Symposium.
[10] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .
[11] Robert K. Brayton,et al. MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[12] Niraj K. Jha,et al. Testing of Digital Systems , 2003 .
[13] Robert K. Brayton,et al. DAG-aware AIG rewriting: a fresh look at combinational logic synthesis , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[14] Israel Koren,et al. A Unified Negative-Binomial Distribution for Yield Analysis of Defect-Tolerant Circuits , 1993, IEEE Trans. Computers.
[15] Antonio Ortega,et al. NEW QUALITY METRICS FOR MULTIMEDIA COMPRESSION USING FAULTY HARDWARE In , 2006 .