Viterbi Accelerator for Embedded Processor Datapaths

We present a novel architecture for a lightweight Viterbi accelerator that can be tightly integrated inside an embedded processor datapath. We investigate the accelerator's impact on processor performance by using the EEMBC Viterbi benchmark and the in-house Viterbi Branch Metric kernel. Our evaluation based on the EEMBC benchmark shows that an accelerated 65-nm 2.7-ns processor datapath is 20% larger but 90% more cycle efficient than a datapath lacking the Viterbi accelerator, leading to an 87% overall energy reduction and a data throughput of 3.52 Mbit/s.

[1]  C. Andre T. Salama,et al.  Low-power asynchronous Viterbi decoder for wireless applications , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[2]  Poras T. Balsara,et al.  Application Specific Instruction Accelerator for Multistandard Viterbi and Turbo Decoding , 2010, 2010 39th International Conference on Parallel Processing Workshops.

[3]  S. Borkar,et al.  A 1.9 Gb/s 358 mW 16–256 State Reconfigurable Viterbi Accelerator in 90 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[4]  Joseph R. Cavallaro,et al.  Viturbo: a reconfigurable architecture for Viterbi and turbo decoding , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..

[5]  Magnus Själander,et al.  A Flexible Datapath Interconnect for Embedded Applications , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[6]  John B. Anderson,et al.  Optimization and Implementation of a Viterbi Decoder Under Flexibility Constraints , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  N. Wehn,et al.  FlexiChaP: A reconfigurable ASIP for convolutional, turbo, and LDPC code decoding , 2008, 2008 5th International Symposium on Turbo Codes and Related Topics.

[8]  C. Andre T. Salama,et al.  A low-power CSCD asynchronous viterbi decoder for wireless applications , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[9]  Rolf Johannesson,et al.  Fundamentals of Convolutional Coding , 1999 .

[10]  Nader Bagherzadeh,et al.  A Reconfigurable Processor for Forward Error Correction , 2007, ARCS.

[11]  Sergei Sawitzki,et al.  Scalable Reconfigurable Channel Decoder Architecture for Future Wireless Handsets , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[12]  D. E. Hocevar,et al.  Achieving flexibility in a Viterbi decoder DSP coprocessor , 2000, Vehicular Technology Conference Fall 2000. IEEE VTS Fall VTC2000. 52nd Vehicular Technology Conference (Cat. No.00CH37152).

[13]  Othman Omran Khalifa,et al.  Convolution Coder Software Implementation Using VIiterbi Decoding Algorithm , 2008 .

[14]  Thomas Noll,et al.  Implementation of scalable power and area efficient high-throughput Viterbi decoders , 2002 .

[15]  Gerhard Fettweis,et al.  ASIP decoder architecture for convolutional and LDPC codes , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[16]  Magnus Själander,et al.  FlexCore: Utilizing Exposed Datapath Control for Efficient Computing , 2007, 2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[17]  Hsie-Chia Chang,et al.  A low power turbo/Viterbi decoder for 3GPP2 applications , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Norbert Wehn,et al.  A Reconfigurable ASIP for Convolutional and Turbo Decoding in an SDR Environment , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  J. Heller,et al.  Viterbi Decoding for Satellite and Space Communication , 1971 .

[20]  장훈,et al.  [서평]「Computer Organization and Design, The Hardware/Software Interface」 , 1997 .

[21]  Ran-Hong Yan,et al.  A unified turbo/viterbi channel decoder for 3GPP mobile wireless in 0.18 /spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[22]  Tung Thanh Hoang,et al.  Design space exploration for an embedded processor with flexible datapath interconnect , 2010, ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors.

[23]  Jr. G. Forney,et al.  Viterbi Algorithm , 1973, Encyclopedia of Machine Learning.