Timing Driven Placement for Fault Tolerant Circuits Implemented on SRAM-Based FPGAs
暂无分享,去创建一个
[1] S. Katkoori,et al. Selective triple Modular redundancy (STMR) based single-event upset (SEU) tolerant synthesis for FPGAs , 2004, IEEE Transactions on Nuclear Science.
[2] Luca Sterpone. Electronics System Design Techniques for Safety Critical Applications , 2009, Lecture Notes in Electrical Engineering.
[3] Luigi Carro,et al. Designing fault tolerant systems into SRAM-based FPGAs , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[4] Kenneth A. LaBel,et al. Radiation effects on current field programmable technologies , 1997 .
[5] Massimo Violante,et al. A new reliability-oriented place and route algorithm for SRAM-based FPGAs , 2006, IEEE Transactions on Computers.
[6] D. Merodio,et al. Experimental Validation of a Tool for Predicting the Effects of Soft Errors in SRAM-Based FPGAs , 2007, IEEE Transactions on Nuclear Science.
[7] L. Sterpone,et al. A new analytical approach to estimate the effects of SEUs in TMR architectures implemented through SRAM-based FPGAs , 2005, IEEE Transactions on Nuclear Science.
[8] Alessandro Paccagnella,et al. Ion beam testing of ALTERA APEX FPGAs , 2002, IEEE Radiation Effects Data Workshop.
[9] W. W. Peterson,et al. Error-Correcting Codes. , 1962 .
[10] Lorena Anghel,et al. Cost reduction and evaluation of temporary faults detecting technique , 2000, DATE '00.
[11] Michael Nicolaidis,et al. Embedded robustness IPs for transient-error-free ICs , 2002, IEEE Design & Test of Computers.
[12] Luigi Carro,et al. On the optimal design of triple modular redundancy logic for SRAM-based FPGAs , 2005, Design, Automation and Test in Europe.
[13] Niccolò Battezzati,et al. A Novel Design Flow for the Performance Optimization of Fault Tolerant Circuits on SRAM-based FPGA's , 2008, 2008 NASA/ESA Conference on Adaptive Hardware and Systems.