A Reconfigurable and Power-Scalable 10–12 Bit 0.4–44 MS/s Pipelined ADC With 0.35–0.5 pJ/Step in 1.2 V 90 nm Digital CMOS

A pipelined ADC, reconfigurable over bandwidths of 0.2-22 MHz (sampling frequencies of 0.4-44 MS/s) and resolutions of 10-12 bits, is described for applications in multi-standard wireless terminals. Fabricated in a 1.2-V 90-nm digital CMOS technology, this ADC achieves low power (figure-of-merit of FOM=0.35 to 0.5 pJ per A/D conversion step) over its full bandwidth-resolution range. Accordingly, compared to state-of-the-art power-efficient reconfigurable pipelined ADCs, this ADC provides a larger bandwidth-resolution reconfigurability space, while maintaining a highly competitive FOM over this entire space. To achieve such low-power performance in a low-voltage nanometer CMOS process, this work utilizes: (1) a current-scalable frequency-compensation technique to design low-power current-scalable two-stage opamps; (2) a switched-capacitor technique to design dynamic comparators with low input capacitance (input-loading effect); and (3) a low-power digital background gain-calibration technique. The large bandwidth and resolution reconfigurability ranges are achieved using current-scaling and stage-bypass techniques, respectively.

[1]  M. Waltari,et al.  A 10-bit 200 MS/s CMOS parallel pipeline A/D converter , 2001, Proceedings of the 26th European Solid-State Circuits Conference.

[2]  S. Kulhalli,et al.  A 30mW 12b 21MSample/s pipelined CMOS ADC , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[3]  Zheng Liu,et al.  A 14b Low-power Pipeline A/D Converter Using a Pre-charging Technique , 2007, 2007 IEEE Symposium on VLSI Circuits.

[4]  Willy Sansen,et al.  analog design essentials , 2011 .

[5]  Seung-Hoon Lee,et al.  A Re-configurable 0.5V to 1.2V, 10MS/s to 100MS/s, Low-Power 10b 0.13um CMOS Pipeline ADC , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[6]  Stephen H. Lewis,et al.  Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  G. Geelen,et al.  A 90nm CMOS 1.2V 10b power and speed programmable pipelined ADC with 0.5pJ/conversion-step , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[8]  H. Matsui,et al.  A 14-bit digitally self-calibrated pipelined ADC with adaptive bias optimization for arbitrary speeds up to 40 MS/s , 2006, IEEE Journal of Solid-State Circuits.

[9]  Sanroku Tsukamoto,et al.  A 0.8V 10b 8OMS/s 6.5mW Pipelined ADC with Regulated Overdrive Voltage Biasing , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  B. Murmann,et al.  A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[11]  V. Saxena,et al.  Compensation of CMOS op-amps using split-length transistors , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[12]  Kiat Seng Yeo,et al.  An 8-bit 200-MSample/s Pipelined ADC With Mixed-Mode Front-End S/H Circuit , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Mohammad Taherzadeh-Sani,et al.  A reconfigurable 10–12b 0.4–44MS/s pipelined ADC with 0.35–0.5pJ/step in 1.2V 90nm digital CMOS , 2010, 2010 Proceedings of ESSCIRC.

[14]  I. Ahmed,et al.  A High Bandwidth Power Scalable Sub-Sampling 10-Bit Pipelined ADC With Embedded Sample and Hold , 2008, IEEE Journal of Solid-State Circuits.

[15]  M. Anderson,et al.  A reconfigurable pipelined ADC in 0.18 /spl mu/m CMOS , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[16]  Maurits Ortmanns,et al.  A configurable cascaded continuous-time ΔΣ modulator with up to 15MHz bandwidth , 2010, 2010 Proceedings of ESSCIRC.

[17]  Robert H. M. van Veldhoven,et al.  A 1.2V 121-Mode CT ΔΣ Modulator for Wireless Receivers in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[18]  Y. Tsividis,et al.  A Channel-Select Filter With Agile Blocker Detection and Adaptive Power Dissipation , 2007, IEEE Journal of Solid-State Circuits.

[19]  Mohammad Taherzadeh-Sani,et al.  A 1-V Process-Insensitive Current-Scalable Two-Stage Opamp With Enhanced DC Gain and Settling Behavior in 65-nm Digital CMOS , 2011, IEEE Journal of Solid-State Circuits.

[20]  Michiel Steyaert,et al.  A 500kHz-10MHz multimode power-performance scalable 83-to-67dB DR CTΔΣ in 90 nm digital CMOS with flexible analog core circuitry , 2009, 2009 Symposium on VLSI Circuits.

[21]  Peng Gao,et al.  A 2.8-to-8.5mW GSM/bluetooth/UMTS/DVB-H/WLAN fully reconfigurable CTΔΣ with 200kHz to 20MHz BW for 4G radios in 90nm digital CMOS , 2010, 2010 Symposium on VLSI Circuits.

[22]  Kush Gulati,et al.  A low-power reconfigurable analog-to-digital converter , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[23]  Kari Halonen,et al.  CMOS dynamic comparators for pipeline A/D converters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[24]  Qiuting Huang,et al.  A 11.1-bit ENOB 50-MS/s pipelined A/D converter in 130-nm CMOS without S/H front end , 2010, 2010 Proceedings of ESSCIRC.

[25]  Huawen Jin,et al.  A 12b 80MSps pipelined ADC core with 190mW consumption from 3V in 0.18µm digital CMOS , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[26]  Gil-Cho Ahn,et al.  A 0.9-V 12-mW 5-MSPS algorithmic ADC with 77-dB SFDR , 2005, VLSIC 2005.

[27]  R. Castello,et al.  A 6-10 bits Reconfigurable 20MS/s Digitally Enhanced Pipelined ADC for Multi-Standard Wireless Terminals , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[28]  A.A. Hamoui,et al.  Digital background calibration of a 0.4-pJ/step 10-bit pipelined ADC without PN generator in 90-nm digital CMOS , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[29]  B. Larivee,et al.  A split-ADC architecture for deterministic digital background calibration of a 16b 1 MS/s ADC , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[30]  Ian Galton,et al.  A 130 mW 100 MS/s Pipelined ADC With 69 dB SNDR Enabled by Digital Harmonic Distortion Correction , 2009, IEEE Journal of Solid-State Circuits.

[31]  J. Bjornsen,et al.  A cost-efficient high-speed 12-bit pipeline ADC in 0.18-/spl mu/m digital CMOS , 2005, IEEE Journal of Solid-State Circuits.

[32]  Un-Ku Moon,et al.  A 1.4V signal swing hybrid CLS-opamp/ZCBC pipelined ADC using a 300mV output swing opamp , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[33]  Seung-Hoon Lee,et al.  A Calibration-Free 14b 70MS/s 3.3mm2 235mW 0.13um CMOS Pipeline ADC with High-Matching 3-D Symmetric Capacitors , 2006, IEEE Custom Integrated Circuits Conference 2006.

[34]  B.K. Ahuja,et al.  An improved frequency compensation technique for CMOS operational amplifiers , 1983, IEEE Journal of Solid-State Circuits.

[35]  Qiuting Huang,et al.  A 0.13µm CMOS 0.1–20MHz bandwidth 86–70dB DR multi-mode DT ΔΣ ADC for IMT-Advanced , 2010, 2010 Proceedings of ESSCIRC.

[36]  Mohammad Taherzadeh-Sani,et al.  Behavioral Modeling of Opamp Gain and Dynamic Effects for Power Optimization of Delta-Sigma Modulators and Pipelined ADCs , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[37]  Ian Galton,et al.  A mostly digital variable-rate continuous-time ADC ΔΣ modulator , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[38]  Eric Andre,et al.  A 1.2V 4.5mW 10b 100MS/s Pipeline ADC in a 65nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[39]  Lei Xie,et al.  A 1.8-V 22-mW 10-bit 30-MS/s Pipelined CMOS ADC for Low-Power Subsampling Applications , 2008, IEEE Journal of Solid-State Circuits.

[40]  Un-Ku Moon,et al.  "Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC , 2006, IEEE Journal of Solid-State Circuits.

[41]  E. Sanchez-Sinencio,et al.  A 10-bit 44-MS/s 20-mW configurable time-interleaved pipeline ADC for a dual-mode 802.11b/Bluetooth receiver , 2006, IEEE Journal of Solid-State Circuits.

[42]  F. Kuttner,et al.  A 14b 100MS/s digitally self-calibrated pipelined ADC in 0.13/spl mu/m CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[43]  T. Hebein,et al.  A 1.2V 56mW 10 bit 165Ms/s pipeline-ADC for HD-video applications , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[44]  Byung-Moo Min,et al.  A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC , 2003, IEEE J. Solid State Circuits.

[45]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[46]  L. Kushner,et al.  A process-scalable low-power charge-domain 13-bit pipeline ADC , 2008, 2008 IEEE Symposium on VLSI Circuits.

[47]  S. H. Lewis,et al.  A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .

[48]  H. Matsui,et al.  A 14bit digitally self-calibrated pipelined ADC with adaptive bias optimization for arbitrary speeds up to 40MS/s , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[49]  Fan Ye,et al.  A digitally calibrated 14-bit linear 100-MS/s pipelined ADC with wideband sampling frontend , 2009, 2009 Proceedings of ESSCIRC.

[50]  Michael M. Miyamoto,et al.  An 80/100MS/s 76.3/70.1dB SNDR /spl Delta//spl Sigma/ ADC for Digital TV Receivers , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[51]  A. Zjajo,et al.  A 1.8V 100mW 12-bits 80Msample/s two-step ADC in 0.18-/spl mu/m CMOS , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[52]  I. Ahmed,et al.  A 50 MS/s (35 mW) to 1 kS/s (15 /spl mu/W) power scaleable 10b pipelined ADC with minimal bias current variation , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[53]  Xinhua He,et al.  A 12-b 56MS/s pipelined ADC in 65nm CMOS , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[54]  Thomas Burger,et al.  A 0.13/spl mu/m CMOS EDGE/UMTS/WLAN Tri-Mode /spl Delta//spl Sigma/ ADC with -92dB THD , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[55]  P.R. Gray,et al.  A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR , 2004, IEEE Journal of Solid-State Circuits.

[56]  Mohammad Taherzadeh-Sani,et al.  Area and Power Optimization of High-Order Gain Calibration in Digitally-Enhanced Pipelined ADCs , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[57]  Maarten Vertregt,et al.  A 1.2-V 250-mW 14-b 100-MS/s Digitally Calibrated Pipeline ADC in 90-nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[58]  Bjørnar Hernes,et al.  A cost-efficient high-speed 12-bit pipeline ADC in 0.18-μm digital CMOS , 2005 .

[59]  Yves Rolain,et al.  A multirate 3.4-to-6.8mW 85-to-66dB DR GSM/bluetooth/UMTS cascade DT ΔΣM in 90nm digital CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[60]  H. Darabi,et al.  A 2.1mW/3.2mW delay-compensated GSM/WCDMA ΣΔ analog-digital converter , 2008, 2008 IEEE Symposium on VLSI Circuits.