An energy-efficient FDCT/IDCT configurable IP core for mobile multimedia platforms

The development of mobile multimedia devices follows the platform-based design methodology in which IP cores are the building blocks. In the context of mobile devices there is a concern of battery lifetime which leads to the need of energy-efficient IP cores. This paper presents an energy-efficient FDCT/IDCT configurable IP core. Synthesis for 90 nm resulted in 50 MHz as maximum frequency and 1.66 mW as total power, achieving a throughput of 188.2 Mpixels/s, which is enough to process two HDTV@1080p videos in real time. The IP core architecture is based on Massimino's algorithm, which was chosen for its accuracy and parallelism. The exploration of its parallelism resulted in a fully-combinational 1-D FDCT/IDCT configurable datapath. In addition, the IP core is IEEE-1180 compliant. Comparisons with related work, in terms of energy efficiency (mJ/Mpixel), revealed that our architecture is at least 64% more efficient than other DCT architectures.

[1]  Jianqin Zhou,et al.  On discrete cosine transform , 2011, ArXiv.

[2]  Y. Arai,et al.  A Fast DCT-SQ Scheme for Images , 1988 .

[3]  K. Keutzer,et al.  System-level design: orthogonalization of concerns andplatform-based design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Majid Ahmadi,et al.  A low-power DCT IP core based on 2D algebraic integer encoding , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[5]  Hsi-Chin Hsin,et al.  An Efficient VLSI Linear Array for DCT/IDCT Using Subband Decomposition Algorithm , 2010 .

[6]  A. J. Al-Khalili,et al.  Low-power data-dependent 8/spl times/8 DCT/IDCT for video compression , 2003 .

[7]  M. J. Irwin,et al.  Inverse discrete cosine transform architecture exploiting sparseness and symmetry properties , 2004, IEEE Transactions on Circuits and Systems for Video Technology.

[8]  James D. Murray,et al.  Encyclopedia of graphics file formats , 1994 .

[9]  Ieee Standards Board,et al.  IEEE standard specifications for the implementations of 8x8 inverse discrete cosine transform , 1991 .

[10]  Sergio Bampi,et al.  Multiplierless and fully pipelined JPEG compression soft IP targeting FPGAs , 2007, Microprocess. Microsystems.

[11]  Anantha P. Chandrakasan,et al.  A low-power IDCT macrocell for MPEG-2 MP@ML exploiting data distribution properties for minimal activity , 1999 .

[12]  Zhang Xing,et al.  A 250MHz optimized distributed architecture of 2D 8x8 DCT , 2007, 2007 7th International Conference on ASIC.

[13]  James D. Murray,et al.  Encyclopedia of graphics file formats (2nd ed.) , 1996 .

[14]  Dong Sam Ha,et al.  Low power design of DCT and IDCT for low bit rate video codecs , 2004, IEEE Transactions on Multimedia.

[15]  Graham A. Jullien,et al.  On the Error-Free Realization of a Scaled DCT Algorithm and Its VLSI Implementation , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Moon Ho Lee,et al.  Hybrid Architecture and VLSI Implementation of the Cosine–Fourier–Haar Transforms , 2010, Circuits Syst. Signal Process..

[17]  N. Ahmed,et al.  Discrete Cosine Transform , 1996 .

[18]  Hsi-Chin Hsin,et al.  Memory-Efficiency and High-Speed Architectures for Forward and Inverse DCT with Multiplierless Operation , 2006, PSIVT.

[19]  Jun Rim Choi,et al.  Variable radix-2 multibit coding for 400 Mpixel/s DCT/IDCT of HDTV video decoder , 2003, Integr..