LT-RTPG: a new test-per-scan BIST TPG for low heat dissipation
暂无分享,去创建一个
[1] Jacob Savir,et al. Built In Test for VLSI: Pseudorandom Techniques , 1987 .
[2] Charles R. Kime,et al. Multiple weighted cellular automata , 1994, Proceedings of IEEE VLSI Test Symposium.
[3] Janusz Rajski,et al. Cube-Contained Random Patterns and Their Applications to the Complete Testing of Synthesized Multi-Level Circuits , 1991 .
[4] Yervant Zorian,et al. A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.
[5] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .
[6] Sandeep K. Gupta,et al. DS-LFSR: a new BIST TPG for low heat dissipation , 1997, Proceedings International Test Conference 1997.
[7] S. Chakravarty,et al. Two techniques for minimizing power dissipation in scan circuits during test application , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).
[8] Solomon W. Golomb,et al. Shift Register Sequences , 1981 .
[9] Sandeep K. Gupta,et al. ATPG for Heat Dissipation Minimization During Test Application , 1998, IEEE Trans. Computers.
[10] Patrick Girard,et al. A test vector inhibiting technique for low energy BIST design , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).
[11] Sandeep K. Gupta,et al. ATPG for heat dissipation minimization during scan testing , 1997, DAC.
[12] Sandeep K. Gupta,et al. ATPG for heat dissipation minimization during test application , 1994, Proceedings., International Test Conference.