High performance Flash memory for 65 nm embedded automotive application

In this paper the results obtained for a new process flow that integrates a high performance flash cell for automotive application with a state of the art 65nm CMOS have been presented. Despite the several specific process steps introduced for the first time on embedded technologies, the MOS performances have not been impacted by the integration of the Flash cell and the related HV MOS and the results obtained on a 4Mbit Flash array are very promising.

[1]  Nicolas Planes,et al.  65nm LP/GP mix low cost platform for multi-media wireless and consumer applications , 2005 .

[2]  Luca Larcher,et al.  Flash memories for SoC: an overview on system constraints and technology issues , 2005, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05).

[3]  J. Farkas,et al.  A functional 0.69 /spl mu/m/sup 2/ embedded 6T-SRAM bit cell for 65 nm CMOS platform , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[4]  S. Orain,et al.  Electrical characterization and mechanical modeling of process induced strain in 65 nm CMOS technology , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[5]  K. Yoshikawa.  Embedded flash memories-technology assessment and future , 1999, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453).

[6]  Betty Prince.  Embedded non-volatile memories , 2007, SBCCI '07.

[7]  D. Shum.  Embedded nonvolatile memories , 2001, ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No.01TH8549).

[8]  B. Tavel,et al.  Low temperature process flow optimisation for 65nm CMOS mixed-signal applications , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).