Tilted ion implantation of spin-coated SiARC films for sub-lithographic and two-dimensional patterning

Tilted ion implantation (TII) used in conjunction with pre-existing masking features on the surface of a wafer is a promising cost-effective method for self-aligned double-patterning. Recent work experimentally demonstrated pitch-halving by masked TII into a thermally grown SiO2 hard-mask layer: the wet etch rate of SiO2 increases dramatically if the implant-induced damage exceeds a threshold level, so that implanted regions (vs. non- implanted SiO2 regions) can be selectively removed in dilute hydrofluoric acid solution. In this work, this method is extended to a silicon anti-reflection coating (SiARC) deposited by spin-coating and processed at temperatures compatible with back-end-of-line processing. Negative-tone patterning is achieved by implanting a 10 nm-thick SiARC film with Ar+ species at low energies (less than 5 keV) to reduce the wet etch rate. In general, the higher the implant dose, the greater the etch rate contrast between implanted vs. non-implanted regions of the SiARC layer. In principle, the TII method can be extended to form patterns with dimensions that extend in two orthogonal directions, i.e., two-dimensional (2D) patterns. In this work, the use of TII for 2D patterning is investigated via Monte Carlo simulations to study the effect of implantation dose and varying degrees of overlap between implanted regions extending along orthogonal directions. Stochastic effects on pattern fidelity are systematically investigated. The capability of TII to form sub-lithographic 2D patterns makes it advantageous for extending the era of Moores Law.

[1]  C. Hu,et al.  A spacer patterning technology for nanoscale CMOS , 2002 .

[3]  Akiteru Ko,et al.  LER improvement for sub-32nm pitch self-aligned quadruple patterning (SAQP) at back end of line (BEOL) , 2016, SPIE Advanced Lithography.

[5]  Mark van de Kerkhof,et al.  Enabling sub-10nm node lithography: presenting the NXE:3400B EUV scanner , 2017, Advanced Lithography.

[6]  Geert Vandenberghe,et al.  Implementation of templated DSA for via layer patterning at the 7nm node , 2015, Advanced Lithography.

[7]  Yasin Ekinci,et al.  Toward 10nm half-pitch in EUV lithography: results on resist screening and pattern collapse mitigation techniques , 2015, Advanced Lithography.

[8]  Lars W. Liebmann,et al.  Demonstrating production quality multiple exposure patterning aware routing for the 10NM node , 2014, Advanced Lithography.

[9]  C. Auth,et al.  A 10nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, Self-Aligned Quad Patterning, contact over active gate and cobalt local interconnects , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[10]  Nelson Felix,et al.  Directed self-assembly of block copolymers for 7 nanometre FinFET technology and beyond , 2018, Nature Electronics.

[11]  Burn Jeng Lin,et al.  Making lithography work for the 7-nm node and beyond in overlay accuracy, resolution, defect, and cost , 2015 .

[12]  Jo Finders,et al.  Double patterning lithography for 32 nm: critical dimensions uniformity and overlay control considerations , 2009 .

[13]  Hideki Takeuchi,et al.  Selective Enhancement of SiO2 Etch Rate by Ar-Ion Implantation for Improved Etch Depth Control , 2007 .

[14]  Bryan J. Rice,et al.  An analysis of double exposure lithography options , 2008, SPIE Advanced Lithography.

[15]  Diederik Verkest,et al.  Maintaining Moore’s law: enabling cost-friendly dimensional scaling , 2015, Advanced Lithography.

[16]  Chi-Chun Liu,et al.  Two-dimensional pattern formation using graphoepitaxy of PS-b-PMMA block copolymers for advanced FinFET device and circuit fabrication. , 2014, ACS nano.

[17]  Tsu-Jae King Liu,et al.  Enhanced patterning by tilted ion implantation , 2016, SPIE Advanced Lithography.

[18]  J. Ziegler,et al.  SRIM – The stopping and range of ions in matter (2010) , 2010 .

[19]  Yasin Ekinci,et al.  Toward 10 nm half-pitch in extreme ultraviolet lithography: results on resist screening and pattern collapse mitigation techniques , 2015 .