Invited paper: Design criteria for dependable System-on-Chip architectures

The rapid improvement of semiconductor technologies is the enabling factor for the design of large-scale System-on-Chip (SoC) architectures. At the same time the scale-down of feature sizes in silicon technologies brings up new challenges as parameter variations of the transistor devices, an increased vulnerability for wear-out effects during the lifetime of the device and increased sensitivity for soft-errors. The overall system reliability is therefore an important topic to be addressed in the SoC design process as well as economic considerations related to manufacturing yield and lifetime maintainability. The aim of this contribution is to outline implications for the design process and to illustrate the dependability aspects at the example of SoC communication architectures being implemented as Networks-on-Chip (NoCs).

[1]  Hans G. Kerkhoff,et al.  On-line dependability enhancement of multiprocessor SoCs by resource management , 2010, 2010 International Symposium on System on Chip.

[2]  Kees G. W. Goossens,et al.  A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification , 2005, Design, Automation and Test in Europe.

[3]  Raimund Ubar,et al.  Design-for-testability-based external test and diagnosis of mesh-like network-on-a-chips , 2009, IET Comput. Digit. Tech..

[4]  Chung-Hsien Hsu,et al.  SoC-level risk assessment using FMEA approach in system design with SystemC , 2009, 2009 IEEE International Symposium on Industrial Embedded Systems.

[5]  Ching-Te Chiu,et al.  On the design and analysis of fault tolerant NoC architecture using spare routers , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[6]  Peeter Ellervee,et al.  Communication modelling and synthesis for NoC-based systems with real-time constraints , 2011, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[7]  Luca Benini,et al.  Designing Regular Network-on-Chip Topologies under Technology, Architecture and Software Constraints , 2009, 2009 International Conference on Complex, Intelligent and Software Intensive Systems.

[8]  Hannu Tenhunen,et al.  A Stacked Mesh 3D NoC Architecture Enabling Congestion-Aware and Reliable Inter-layer Communication , 2011, 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing.

[9]  Hannu Tenhunen,et al.  Novel Agent-Based Management for Fault-Tolerance in Network-on-Chip , 2007, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007).

[10]  Manfred Glesner,et al.  New Theory for Deadlock-Free Multicast Routing in Wormhole-Switched Virtual-Channelless Networks-on-Chip , 2011, IEEE Transactions on Parallel and Distributed Systems.

[11]  Radu Marculescu,et al.  FARM: Fault-aware resource management in NoC-based multiprocessor platforms , 2011, 2011 Design, Automation & Test in Europe.

[12]  Axel Jantsch,et al.  Flow regulation for on-chip communication , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[13]  Manfred Glesner,et al.  Adaptive and Deadlock-Free Tree-Based Multicast Routing for Networks-on-Chip , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Fabian Vargas,et al.  A new hybrid fault detection technique for systems-on-a-chip , 2006, IEEE Transactions on Computers.

[15]  Leandro Soares Indrusiak,et al.  Applying UML Interactions and Actor-Oriented Simulation to the Design Space Exploration of Network-on-Chip Interconnects , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[16]  Michele Favalli,et al.  Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture , 2011, 2011 Design, Automation & Test in Europe.