Studies on CMOS Digital-to-Analog Converters
暂无分享,去创建一个
[1] T. Matsuura,et al. Low-power, small-area 10 bit D/A converter for cell-based IC , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.
[2] Bang-Sup Song,et al. A 14 b 100 Msample/s CMOS DAC designed for spectral performance , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[3] J. Jacob Wikner,et al. A strategy for implementing dynamic element matching in current-steering DACs , 2000, 2000 Southwest Symposium on Mixed-Signal Design (Cat. No.00EX390).
[4] B. J. Tesch,et al. A low glitch 14-b 100-MHz D/A converter , 1997 .
[5] Yonghong Gao,et al. D/A conversion interface design for DMT-ADSL applications , 1998, IEEE Circuits and Devices Magazine.
[6] Lars Wanhammar. DSP integrated circuits , 1999 .
[7] Israel Koren. Computer arithmetic algorithms , 1993 .
[8] J. W. Bruce,et al. Generalized cube networks for implementing dynamic element matching digital-to-analog converters , 1998, 1998 Midwest Symposium on Circuits and Systems (Cat. No. 98CB36268).
[9] Hannu Tenhunen,et al. Design and implementation of high-performance CMOS D/A converter , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.
[10] S.S. Taylor,et al. A monolithic 12-bit multiplying DAC for NTSC and HDTV applications , 1989, Proceedings of the Bipolar Circuits and Technology Meeting.
[11] J. Jacob Wikner,et al. CMOS Data Converters for Communications , 2000 .
[12] P. Senn,et al. A 130 MHz 8-Bit CMOS Video DAC for HDTV Applications , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.
[13] J. Jacob Wikner,et al. Characterization of a CMOS current-steering DAC using state-space models , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).
[14] R. Schreier,et al. Delta-sigma data converters : theory, design, and simulation , 1997 .
[15] Franco Maloberti,et al. Self-calibration in high speed current steering CMOS D/A converters , 1994 .
[16] Norbert J. Fliege. Multirate Digital Signal Processing , 1994 .
[17] Peter R. Kinget,et al. High-Frequency Distortion Analysis of Analog Integrated Circuits , 1999 .
[18] J. Jacob Wikner,et al. Glitch minimization and dynamic element matching in D/A converters , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).
[19] M.J.M. Pelgrom,et al. An algorithmic 15-bit CMOS digital-to-analog converter , 1988 .
[20] Andrzej Pacut,et al. Analog-to-digital converters: towards a generalization of Widrow's theorem , 1998, IMTC/98 Conference Proceedings. IEEE Instrumentation and Measurement Technology Conference. Where Instrumentation is Going (Cat. No.98CH36222).
[21] M. Steyaert,et al. A 12 b accuracy 300 Msample/s update rate CMOS DAC , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).
[22] Atsushi Iwata,et al. A 17 bit oversampling D-A conversion technology using multistage noise shaping , 1989 .
[23] Yijun Zhou,et al. An 8-Bit, 100-MHz low glitch interpolation DAC , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[24] Soo-Won Kim,et al. An area-efficient sigma-delta DAC with a current-mode semi-digital IFIR reconstruction filter , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).
[25] Ian Galton,et al. A Low-Complexity Dynamic Element Matching DAC for Direct Digital Synthesis , 1998 .
[26] J. Jacob Wikner,et al. Improvement of segmented DACs (Swedish pat. 0001917-4) , 2000 .
[27] Andreas Bauer,et al. Circuit Analysis and Optimization with Automatically Derived Volterra Kernels , 2000 .
[28] M. Sanchez,et al. A 14-b, 125 MSPS digital-to-analog converter and bandgap voltage reference in 0.5 /spl mu/m CMOS , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).
[29] Gabor C. Temes,et al. Oversampling Delta Sigma Data Converters , 1991 .
[30] Rudy Van De Plassche. Integrated analog-to-digital and digital-to-analog converters / Rudy Van De Plassche , 1994 .
[31] Chih-Kong Ken Yang,et al. A 14-bit, 5-MHz digital-to-analog converter using multi-bit /spl Sigma//spl Delta/ modulation , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).
[32] D. Mercer,et al. A 16-b D/A converter with increased spurious free dynamic range , 1994, IEEE J. Solid State Circuits.
[33] Kwang Sub Yoon,et al. Design of a 3.3 V 12 bit CMOS D/A converter with a high linearity , 1998, 1998 Midwest Symposium on Circuits and Systems (Cat. No. 98CB36268).
[34] J. Jacob Wikner,et al. Design of encoders for linear-coded D/A converters , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[35] D. G. Nairn,et al. Trimming of current mode DACs by adjusting V/sub t/ , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.
[36] C. Sidney Burrus,et al. Multirate filter designs using comb filters , 1984 .
[37] P. Hendriks,et al. Specifying communications DACs , 1997 .
[38] M. Omair Ahmad,et al. A novel cyclic D/A converter , 1993, 1993 IEEE International Symposium on Circuits and Systems.
[39] A. Fraval,et al. A 10-bit 70 MHz 3.3 V CMOS 0.5 /spl mu/m D/A converter for video applications , 1995 .
[40] Mikael Karlsson Rudberg,et al. ADC offset identification and correction in DMT modems , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).
[41] M. Pelgrom. A 50 MHz 10-bit CMOS digital-to-analog converter with 75 Omega buffer , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.
[42] Georges Gielen,et al. A 14b 150Msamples/s update rate Q2 random walk CMOS DAC , 1999 .
[43] M.J.M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[44] Randall L. Geiger,et al. Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays , 2000 .
[45] M. Sandler,et al. Adaptive sigma-delta modulation for use in DACs , 1996 .
[46] Georges Gielen,et al. Behavioral model of reusable D/A converters , 1999 .
[47] Chung-Yu Wu,et al. A 10-b 125-MHz CMOS digital-to-analog converter (DAC) with threshold-voltage compensated current sources , 1994, IEEE J. Solid State Circuits.
[48] David A. Johns,et al. Analog Integrated Circuit Design , 1996 .
[49] Jakob Wikner. Design and Implementation of Current-Steering CMOS DACs, , 1999 .
[50] John B. Hughes,et al. Switched-currents : an analogue technique for digital technology , 1993 .
[51] D. T. Comer,et al. A new digital to analog converter resistor string architecture , 1997, Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334).
[52] Behzad Razavi,et al. Design of Analog CMOS Integrated Circuits , 1999 .
[53] H. Lin,et al. Multi-bit DAC with noise-shaped element mismatch , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.
[54] Dan P. Scholnik,et al. Vector delta-sigma modulation with integral shaping of hardware-mismatch errors , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).
[55] B. H. Leung,et al. BiCMOS circuits for high speed current mode D/A converters , 1995 .
[56] M.S. Piedade,et al. A new multiplier-divider circuit based on switched capacitor data converters , 1990, IEEE International Symposium on Circuits and Systems.
[57] J. Jacob Wikner,et al. Spectral shaping of DAC nonlinearity errors through modulation of expected errors , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[58] M. Vertregt,et al. Effects of metal coverage on MOSFET matching , 1996, International Electron Devices Meeting. Technical Digest.
[59] Frank Sjöberg,et al. Performance evaluation of the Zipper duplex method , 1998, ICC '98. 1998 IEEE International Conference on Communications. Conference Record. Affiliated with SUPERCOMM'98 (Cat. No.98CH36220).
[60] H. Traff,et al. Application of switched-current technique to algorithmic DA- and AD-converters , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.
[61] K. Mizuno,et al. Analog CMOS integrated circuits for high-temperature operation with leakage current compensation , 1998, 1998 Fourth International High Temperature Electronics Conference. HITEC (Cat. No.98EX145).
[62] Simon Haykin,et al. Digital Communications , 2017 .
[63] Jan M. Rabaey,et al. Digital Integrated Circuits: A Design Perspective , 1995 .
[64] G. Van der Plas,et al. A 12 bit 200 MHz low glitch CMOS D/A converter , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).
[65] Thomas M. Cover,et al. Elements of Information Theory , 2005 .
[66] W. Sansen,et al. Mismatch Characterization of Submicron MOS Transistors , 1997 .
[67] Terri S. Fiez,et al. Analog VLSI : signal and information processing , 1994 .
[68] J. Jacob Wikner,et al. Modeling of the Influence of Graded Element Matching Errors in CMOS Current-Steering DACs , 1999 .
[69] J. Jacob Wikner,et al. Modelling of CMOS digital-to-analog converters for telecommunication , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).
[70] Simone Orcioni. Approximation and analog implementation of nonlinear systems represented by Volterra series , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).
[71] W. Sansen,et al. SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).
[72] Christer Svensson,et al. New single-clock CMOS latches and flipflops with improved speed and power savings , 1997 .
[73] D.W.J. Groeneveld,et al. A dual 3.4V bitstream continuous calibration CMOS D/A converter with 110 dB dynamic range , 1994 .
[74] J. Jacob Wikner,et al. A CMOS digital-to-analog converter chipset for telecommunication , 1997 .
[75] Christofer Toumazou,et al. Analogue IC design : the current-mode approach , 1993 .
[76] Balázs Vargha,et al. Calibration algorithm for current-output R-2R ladders , 2001, IEEE Trans. Instrum. Meas..
[77] Douglas A. Mercer. Two approaches to increasing spurious free dynamic range in high speed DACs , 1993, 1993 Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting.
[78] J. Jacob Wikner,et al. Comparison of Different Dynamic Element Matching Techniques for Wideband CMOS DACs , 1999 .
[79] R. Baird,et al. Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .
[80] J. E. Franca,et al. A high-speed programmable CMOS interface system combining D/A conversion and FIR filtering , 1994 .
[81] Sangwook Nam,et al. Power amplifier linearisation using post-distortion error canceller based on complex envelope transfer characteristics , 2000 .
[82] Masao Nakaya,et al. An 80-MHz 8-bit CMOS D/A converter , 1986 .
[83] K. Nguyen,et al. A 113 dB SNR oversampling DAC with segmented noise-shaped scrambling , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).
[84] J. Jacob Wikner,et al. Characteristics of linear-coded D/A converters , 2000, 2000 Southwest Symposium on Mixed-Signal Design (Cat. No.00EX390).
[85] K. Bult,et al. A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2 , 1998, IEEE J. Solid State Circuits.
[86] E. Roza,et al. Video-rate D/A converter using reduced rate sigma-delta modulation , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).
[87] K. Kitamura,et al. Distortion compensation characteristics of pre-distortion circuit for private mobile radio , 2000 .
[88] Colin Lyden,et al. Tree structure for mismatch noise-shaping multibit DAC , 1997 .
[89] Andrzej Cichocki,et al. MOS Switched-Capacitor and Continuous-Time Integrated Circuits and Systems: Analysis and Design , 1989 .
[90] W. Ross Stone. Orthogonal FrequencyDivision Multiplexing (OFDM) , 1999 .
[91] P. Marchegay,et al. New structure of algorithmic DAC in switched current technique , 1999 .
[92] J. Jacob Wikner,et al. Influences of Circuit Imperfections on the Dynamic Performance of DACs , 1997 .
[93] José E. Franca,et al. High-speed D/A conversion with linear phase sin x/x compensation , 1993, 1993 IEEE International Symposium on Circuits and Systems.
[94] Kamran Eshraghian,et al. Principles of CMOS VLSI Design: A Systems Perspective , 1985 .
[95] M.J.M. Pelgrom,et al. An Algorithmic 15b Cmos Digital-to-Analog Converter , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.
[96] D.W.J. Groeneveld,et al. A low-power stereo 16-bit CMOS D/A converter for digital audio , 1988 .
[97] ウインカー、ヤコブ,et al. D / a conversion method and d / a converter , 2000 .
[98] Robert A. Witte. Electronic test instruments : theory and applications , 1993 .
[99] Bruce A. Wooley,et al. A CMOS oversampling D/A converter with a current-mode semi-digital reconstruction filter , 1993 .
[100] Chung-Yu Wu,et al. A low glitch 10-bit 75-MHz CMOS video D/A converter , 1995 .
[101] J. Jacob Wikner,et al. Snapshot sampling for ultra-high speed data acquisition , 1997 .
[102] John M. Cioffi,et al. Understanding Digital Subscriber Line Technology , 1999 .
[103] N. Tan. A 1.5-V 3-mW 10-bit 50-Ms/s CMOS DAC with low distortion and low intermodulation in standard digital CMOS process , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.
[104] J. Jacob Wikner,et al. Influence of Circuit Imperfections on the Performance of DACs , 1999 .
[105] J. Jacob Wikner,et al. Modeling of CMOS digital-to-analog converters for telecommunication , 1999 .
[106] Mikael Isaksson,et al. Zipper VDSL: a solution for robust duplex communication over telephone lines , 2000 .
[107] Ian Galton. Spectral shaping of circuit errors in digital-to-analog converters , 1997 .
[108] Hannu Tenhunen,et al. Design and Analysis of an Oversampling D/A Converter in DMT-ADSL Systems , 1999 .
[109] J. E. Franca,et al. High-speed digital-to-analogue convertor using passive switched-capacitor algorithmic conversion , 1988 .
[110] J. Jacob Wikner,et al. D/A conversion with linear-coded weights , 2000, 2000 Southwest Symposium on Mixed-Signal Design (Cat. No.00EX390).
[111] Per Ödling,et al. Orthogonal frequency-division multiplexing (OFDM) , 1999 .
[112] Neil Weste,et al. Principles of CMOS VLSI Design , 1985 .
[113] A. Field. Communications , 1963, The Journal of Asian Studies.
[114] J. Jacob Wikner,et al. Dynamic element matching in D/A converters with restricted scrambling , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).