Mixed Analog and Digital Matched-Filter Design for High Rate WLAN
暂无分享,去创建一个
[1] V. Srinivasan,et al. Low-power realization of FIR filters using current-mode analog design techniques , 2004, Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004..
[2] H. Loeliger,et al. Probability propagation and decoding in analog VLSI , 1998, Proceedings. 1998 IEEE International Symposium on Information Theory (Cat. No.98CH36252).
[3] Bram Nauta,et al. A CMOS transconductance-C filter technique for very high frequencies , 1992 .
[4] Tughrul Arslan,et al. Architectural trade-offs in the design of low power FIR filtering cores , 2004 .
[5] H. Tenhunen,et al. Cost and performance tradeoff analysis in radio and mixed-signal system-on-package design , 2004, IEEE Transactions on Advanced Packaging.
[6] Joachim Hagenauer,et al. The analog decoder , 1998, Proceedings. 1998 IEEE International Symposium on Information Theory (Cat. No.98CH36252).
[7] Gian Carlo Cardarilli,et al. Power characterization of digital filters implemented on FPGA , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[8] R. Storn. Designing nonstandard filters with differential evolution , 2005, IEEE Signal Process. Mag..
[9] James D. Meindl,et al. A physical alpha-power law MOSFET model , 1999 .
[10] D.J. Allstot,et al. FIR filtering using CMOS switched-current techniques , 1990, IEEE International Symposium on Circuits and Systems.