Comparison of TFETs and CMOS Using Optimal Design Points for Power–Speed Tradeoffs

Tunnel transistors are one of the most attractive steep subthreshold slope devices currently being investigated as a means of overcoming the power density and energy inefficiency limitations of CMOS technology. In this paper, the evaluation and the comparison of the performance of distinct fan-in logic gates, using a set of widely accepted power–speed metrics, are addressed for five projected tunnel transistor (TFET) technologies and four mosfet and FinFET transistors. The impact of logic depth, switching activity, and minimum supply voltage has been also included in our analysis. Provided results suggest that benefits in terms of a certain metric, in which a higher weight is placed on power or delay, are strongly determined by the selected device. Particularly, the suitability of two of the explored TFET technologies to improve CMOS performance for different metrics is pointed out. A circuit level benchmark is evaluated to validate our analysis.

[1]  Alan Seabaugh.  The Tunneling Transistor , 2013, IEEE Spectrum.

[2]  Ian A. Young,et al.  Design of Low Voltage Tunneling-FET Logic Circuits Considering Asymmetric Conduction Characteristics , 2014, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[3]  Narayanan Vijaykrishnan,et al.  Steep switching tunnel FET: A promise to extend the energy efficient roadmap for post-CMOS digital and analog/RF applications , 2013, International Symposium on Low Power Electronics and Design (ISLPED).

[4]  Dhiraj K. Pradhan,et al.  A novel Si-Tunnel FET based SRAM design for ultra low-power 0.3V VDD applications , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[5]  N. Dagtekin,et al.  Impact of Super-Linear Onset, Off-Region Due to Uni-Directional Conductance and Dominant $\mathrm{C}_{\text {GD}}$ on Performance of TFET-Based Circuits , 2015, IEEE Journal of the Electron Devices Society.

[6]  Yu Cao,et al.  New generation of predictive technology model for sub-45nm design exploration , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[7]  R. Stephenson.  A and V , 1962, The British journal of ophthalmology.

[8]  Narayanan Vijaykrishnan,et al.  Modeling steep slope devices: From circuits to architectures , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[9]  A. Seabaugh,et al.  Tunnel Field-Effect Transistors: State-of-the-Art , 2014, IEEE Journal of the Electron Devices Society.

[10]  Vinay Saripalli,et al.  III-V Tunnel FET Model 1.0.0 , 2014 .

[11]  S. Datta,et al.  Tunnel Transistors for Low Power Logic , 2013, 2013 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS).

[12]  Adam Makosiej,et al.  3T-TFET bitcell based TFET-CMOS hybrid SRAM design for Ultra-Low Power applications , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[13]  Harald Gossner,et al.  Insights Into the Design and Optimization of Tunnel-FET Devices and Circuits , 2011, IEEE Transactions on Electron Devices.

[14]  Maria J. Avedillo,et al.  Assessing application areas for tunnel transistor technologies , 2015, 2015 Conference on Design of Circuits and Integrated Systems (DCIS).

[15]  C. Hu,et al.  Prospect of tunneling green transistor for 0.1V CMOS , 2010, 2010 International Electron Devices Meeting.

[16]  Massimo Alioto,et al.  Tunnel FETs for Ultralow Voltage Digital VLSI Circuits: Part I—Device–Circuit Interaction and Evaluation at Device Level , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Juan Nunez,et al.  Improving speed of tunnel FETs logic circuits , 2015 .

[18]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.

[19]  Adrian M. Ionescu,et al.  Tunnel field-effect transistors as energy-efficient electronic switches , 2011, Nature.

[20]  Hao Lu,et al.  Universal analytic model for tunnel FET circuit simulation , 2015 .

[21]  S. Datta,et al.  On Enhanced Miller Capacitance Effect in Interband Tunnel Transistors , 2009, IEEE Electron Device Letters.

[22]  Massimo Alioto,et al.  Tunnel FETs for Ultra-Low Voltage Digital VLSI Circuits: Part II–Evaluation at Circuit Level and Design Perspectives , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Ian A. Young,et al.  Tunnel Field-Effect Transistors: Prospects and Challenges , 2015, IEEE Journal of the Electron Devices Society.

[24]  Luca Selmi,et al.  Assessment of InAs/AlGaSb Tunnel-FET Virtual Technology Platform for Low-Power Digital Circuits , 2016, IEEE Transactions on Electron Devices.

[25]  Narayanan Vijaykrishnan,et al.  Evaluation of tunnel FET-based flip-flop designs for low power, high performance applications , 2013, International Symposium on Quality Electronic Design (ISQED).

[26]  Trond Ytterdal,et al.  Universal TFET model , 2015 .

[27]  Resve A. Saleh,et al.  Generalized Power-Delay Metrics in Deep Submicron CMOS Designs , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.