A Hysteretic Buck Converter With 92.1% Maximum Efficiency Designed for Ultra-Low Power and Fast Wake-Up SoC Applications

This paper presents a dc–dc converter for integration in the power management unit of an ultra-low power microcontroller. The converter is designed to significantly reduce the wake-up energy and startup delay of the supplied core. The use of a minimized output capacitor is the key factor to save the wake-up energy. The converter is buffered with only 56 nF and guarantees a stable output of 1.2 V with a voltage ripple smaller than 30 mV. The controller of the proposed dc–dc converter is based on a predictive peak current control that allows the system to control the energy transfer at extremely low power consumption. The proposed circuit is implemented in 130-nm CMOS technology with an area of only 0.14 mm2. It achieves a high conversion efficiency of 92.1% and a small quiescent current of 440 nA. It operates from 1.8 to 3.3 V with a maximum load of 2.65 mA.

[1]  An ultra-low power, 2mA Iout buck converter optimized for <50mV ripple at a load cap of only 27nF , 2015, 2015 11th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME).

[2]  David Blaauw,et al.  Ultralow-voltage, minimum-energy CMOS , 2006, IBM J. Res. Dev..

[3]  David Blaauw,et al.  Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits , 2010, Proceedings of the IEEE.

[4]  Michiel Steyaert,et al.  Fully integrated power management: The missing link? , 2017, 2017 European Conference on Circuit Theory and Design (ECCTD).

[5]  Doris Schmitt-Landsiedel,et al.  Architectural and Circuit Design Techniques for Power Management of Ultra-Low-Power MCU Systems , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Vinayak Honkote,et al.  A Sub-cm3 Energy-Harvesting Stacked Wireless Sensor Node Featuring a Near-Threshold Voltage IA-32 Microcontroller in 14-nm Tri-Gate CMOS for Always-ON Always-Sensing Applications , 2017, IEEE Journal of Solid-State Circuits.

[7]  Gyu-Hyeong Cho,et al.  12.1 A 0.518mm2 quasi-current-mode hysteretic buck DC-DC converter with 3μs load transient response in 0.35μm BCDMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[8]  Takayasu Sakurai,et al.  Buck converter with higher than 87% efficiency over 500nA to 20mA load current range for IoT sensor nodes by Clocked Hysteresis Control , 2017, 2017 IEEE Custom Integrated Circuits Conference (CICC).

[9]  Mingoo Seok,et al.  8.2 Fully integrated low-drop-out regulator based on event-driven PI control , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[10]  R. Brederlow,et al.  A MCU platform with embedded FRAM achieving 350nA current consumption in real-time clock mode with full state retention and 6.5µs system wakeup time , 2013, 2013 Symposium on VLSI Circuits.

[11]  Gerd Kortuem,et al.  Smart objects as building blocks for the Internet of things , 2010, IEEE Internet Computing.

[12]  Wing-Hung Ki,et al.  Digital 2-/3-Phase Switched-Capacitor Converter With Ripple Reduction and Efficiency Improvement , 2017, IEEE Journal of Solid-State Circuits.

[13]  Igor M. Filanovsky,et al.  Circuit Techniques for Operational Amplifier Speed and Accuracy Improvement , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[14]  Ralf Brederlow,et al.  An Ultra Low Power Bandgap Operational at Supply From 0.75 V , 2012, IEEE Journal of Solid-State Circuits.

[15]  Hashimoto Kenji,et al.  A 7ns-Access-Time 25μW/MHz 128kb SRAM for Low-Power Fast Wake-Up MCU in 65nm CMOS with 27fA/b Retention Current , 2014 .

[16]  Mel Bazes,et al.  Two novel fully complementary self-biased CMOS differential amplifiers , 1991 .

[17]  Gyu-Hyeong Cho,et al.  A 200-mA Digital Low Drop-Out Regulator With Coarse-Fine Dual Loop in Mobile Application Processor , 2017, IEEE Journal of Solid-State Circuits.

[18]  Michiel Steyaert,et al.  Monolithic Capacitive DC-DC Converter With Single Boundary–Multiphase Control and Voltage Domain Stacking in 90 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[19]  Kazunori Watanabe,et al.  A 0.6 V Input CCM/DCM Operating Digital Buck Converter in 40 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.

[20]  Doris Schmitt-Landsiedel,et al.  A 92.1% efficient DC-DC converter for ultra-low power microcontrollers with fast wake-up , 2017, 2017 IEEE Custom Integrated Circuits Conference (CICC).

[21]  Robert W. Erickson,et al.  Fundamentals of Power Electronics , 2001 .

[22]  Biranchinath Sahu,et al.  An Accurate, Low-Voltage, CMOS Switching Power Supply With Adaptive On-Time Pulse-Frequency Modulation (PFM) Control , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.