Off-line testing of asynchronous circuits

A new technique to test asynchronous circuits obtained by direct mapping technique from I-safe Petri nets is proposed. Low-level physical faults in the cells implementing Petri net places are analysed and mapped into high-level specification, a Petri net. A "pseudo clock" is used to handle hazards and activate faults which exhibit themselves only under particular arrangements. Asynchronous circuit obtained by direct mapping technique can be made 100% testable for stuck-at-faults by implementing testability features. An algorithm to insert testability features and generate test sequences is presented using a benchmark.

[1]  Gaetano Borriello,et al.  Testing asynchronous circuits: A survey , 1995, Integr..

[2]  Gordon Russell,et al.  Advanced simulation and test methodologies for VLSI design , 1989 .

[3]  Scott Hauck,et al.  Asynchronous design methodologies: an overview , 1995, Proc. IEEE.

[4]  Steven M. Nowick,et al.  An introduction to asynchronous circuit design , 1998 .

[5]  Lee A. Hollaar.  Direct Implementation of Asynchronous Control Units , 1982, IEEE Transactions on Computers.

[6]  Alex Yakovlev,et al.  Asynchronous circuit synthesis by direct mapping: interfacing to environment , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[7]  J. W. Jones,et al.  Advanced Simulation and Test Methodologies for VLSI Design , 1990 .

[8]  Alexandre Yakovlev,et al.  STG optimisation in the direct mapping of asynchronous circuits , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[9]  Alexandre Yakovlev,et al.  Synthesis of Asynchronous Circuits with Predictable Latency , 2002, IWLS.

[10]  Michael Kishinevsky,et al.  Concurrent hardware : the theory and practice of self-timed design , 1993 .

[11]  RENA DAVID,et al.  Modular Design of Asynchronous Circuits Defined by Graphs , 1977, IEEE Transactions on Computers.

[12]  Alex Yakovlev,et al.  Testing in the Direct Mapping Domain * , .

[13]  Marly Roncken,et al.  Test quality of asynchronous circuits: a defect-oriented evaluation , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[14]  Alexandre Yakovlev,et al.  Modelling, analysis and synthesis of asynchronous control circuits using Petri nets , 1996, Integr..

[15]  Alexandre Yakovlev,et al.  Improving the Security of Dual-Rail Circuits , 2004, CHES.