A Design-Optimized Continuous-Time Delta–Sigma ADC for WLAN Applications

A third-order continuous-time delta-sigma (DeltaSigma) analog-to-digital converter (ADC) is presented for the conversion of an input signal bandwidth of 10 MHz. Design optimization towards minimal power consumption is demonstrated for the high-speed low-power building blocks of the DeltaSigma modulator. From this point of view, it is shown that GmC integrators are preferred over RC integrators in the low-pass filter of the modulator because they show a better tradeoff between power, speed, and accuracy. A new single-bit quantizer topology is presented that incorporates a local feedback path that improves stability using a switched-voltage technique. Finally, a design methodology for the single-bit digital-to-analog converter (DAC) in the feedback loop is proposed, focusing on the impact of high sampling rates on the stability of the converter. The presented continuous-time ADC achieves a simulated dynamic range of 72 dB and a signal-to-noise-and-distortion-ratio of 66 dB in a 10-MHz signal bandwidth. Therefore, it can be applied for WLAN broadband communication. The power consumption of the DeltaSigma modulator is limited to 7.5 mW. The chip is designed in a 0.18-mum triple-well CMOS technology

[1]  Michiel Steyaert,et al.  Hierarchical bottom-up analog optimization methodology validated by a delta-sigma A/D converter design for the 802.11a/b/g standard , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[2]  R. Baird,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[3]  Maurits Ortmanns,et al.  A continuous–time sigma–delta modulator with reduced jitter sensitivity , 2002 .

[4]  Michel Steyaert,et al.  Dedicated AD/DA topologies for Wireless Applications , 2004, Intelligent Memory Systems.

[5]  Michiel Steyaert,et al.  High-performance CMOS continuous-time filters , 1993, The Kluwer international series in engineering and computer science.

[6]  Maurits Ortmanns,et al.  Compensation of the influence of finite gain-bandwidth on continuous-time sigma-delta modulators , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[7]  W. Sansen,et al.  A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter , 2001, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[8]  Maurits Ortmanns,et al.  A continuous-time /spl Sigma//spl Delta/ Modulator with reduced sensitivity to clock jitter through SCR feedback , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  W. Snelgrove,et al.  Excess loop delay in continuous-time delta-sigma modulators , 1999 .

[10]  Maurits Ortmanns,et al.  Influence of finite integrator gain bandwidth on continuous-time sigma delta modulators , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[11]  Bruce A. Wooley,et al.  A 2.5-V sigma-delta modulator for broadband communications applications , 2001 .

[12]  R. T. Baird,et al.  Linearity enhancement of multibit delta-sigma A/D and D/A converters using data weighted averaging , 1995 .

[13]  W. Sansen,et al.  A 1 GHz continuous-time sigma-delta A/D converter in 90 nm standard CMOS , 2005, IEEE MTT-S International Microwave Symposium Digest, 2005..

[14]  Michel Steyaert,et al.  Optimal parameters for /spl Delta//spl Sigma/ modulator topologies , 1998 .

[15]  Marc Engels,et al.  Wireless OFDM Systems , 2002 .