Formulating the empirical strategies in module generation of analog MOS layout

In module generation for analog cell layout, it is necessary to incorporate the designers' empirical techniques to achieve small area as well as high performance. This paper presents the formulation of two types of module generation problems, faithful to expert's empirical knowledge, to ease such incorporation. One is series module generation problem, where we introduce equivalent circuit modifications to maximize the diffusion merging and minimize the number of diffusion contacts. The other is the common-centroid module generation problem which is formulated as a mathematical optimization problem taking coincidence, symmetry, dispersion and compactness into consideration. A greedy algorithm is also presented to solve this problem

[1]  G. Scarbata,et al.  Module generators for a regular analog layout , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.

[2]  Rob A. Rutenbar,et al.  An O(n) algorithm for transistor stacking with performance constraints , 1996, DAC '96.

[3]  Di Long,et al.  Optimal two-dimension common centroid layout generation for MOS transistors unit-circuit , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[4]  Alberto L. Sangiovanni-Vincentelli,et al.  Measurement and modeling of MOS transistor current mismatch in analog IC's , 1994, ICCAD.

[5]  Rob A. Rutenbar,et al.  Direct transistor-level layout for digital blocks , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[6]  A. Hastings.  The Art of Analog Layout , 2000 .

[7]  Degang Chen,et al.  An N/sup th/ order central symmetrical layout pattern for nonlinear gradients cancellation , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[8]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[9]  Randall L. Geiger,et al.  Current Mirror Layout Strategies for Enhancing Matching Performance , 2001 .

[10]  Dan Clein,et al.  CMOS IC Layout: Concepts, Methodologies, and Tools , 1999 .

[11]  Takao Uehara,et al.  Optimal Layout of CMOS Functional Arrays , 1978, 16th Design Automation Conference.

[12]  Mohamed Dessouky,et al.  Automatic generation of common-centroid capacitor arrays with arbitrary capacitor ratio , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[13]  T.S. Fiez,et al.  Automated Hierarchical Cmos Analog Circuit Stack Generation with Intramodule Connectivity and Matching Considerations , 1999, IEEE Journal of Solid-State Circuits.