The fail-stop controller AE11

Using on-chip fault detection measures the fail-stop controller. AE11 was developed for safety critical applications aiming at high volume production of automotive and railway electronics. The trade-off between high defect coverage, short reaction time to faults and low chip area overhead results in a combination of concurrent checking, built-in self-test and built-in current-monitoring (I/sub DDQ/-test).

[1]  W. Kent Fuchs,et al.  Design for concurrent error detection and testability in storage/logic arrays , 1994 .

[2]  Michele Favalli,et al.  Fault simulation of unconventional faults in CMOS circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  A.D. Singh,et al.  IDDQ testing of CMOS opens: an experimental study , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[4]  Rabindra K. Roy.  Advantages of high level test synthesis over design for test , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[5]  Wing N. Toy.  Modular LSI Control Logic Design with Error Detection , 1971, IEEE Transactions on Computers.

[6]  John Paul Shen,et al.  Continuous signature monitoring: low-cost concurrent detection of processor control errors , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Michael Nicolaidis,et al.  Efficient implementations of self-checking adders and ALUs , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.

[8]  J. Papanuskas,et al.  A uniform design methodology for application specific digital integrated circuits in automotive applications , 1995, Proceedings of EURO-DAC. European Design Automation Conference.

[9]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[10]  Frans P. M. Beenker,et al.  Fault modeling and test algorithm development for static random access memories , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[11]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[12]  Christian Landrault,et al.  Is high level test synthesis just design for test? , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[13]  Dhiraj K. Pradhan,et al.  Error-control coding in computers , 1990, Computer.

[14]  F. Pichon,et al.  Implementing BIST and boundary-scan in a digital signal processor ASIC for radiocommunication applications , 1993, Proceedings ETC 93 Third European Test Conference.

[15]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[16]  Ian A. Watson,et al.  Common cause failures—a dilemma in perspective , 1980 .

[17]  Antonio Rubio,et al.  A detailed analysis of GOS defects in MOS transistors: testing implications at circuit level , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[18]  Peter C. Maxwell.  The many faces of test synthesis , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[19]  A. Rubio,et al.  Improving board and system test: a proposal to integrate boundary scan and I/sub DDQ/ , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[20]  Paul C. Wiscombe,et al.  A comparison of stuck-at fault coverage and I/sub DDQ/ testing on defect levels , 1993, Proceedings of IEEE International Test Conference - (ITC).

[21]  Michael D. Ciletti,et al.  QUIETEST: a quiescent current testing methodology for detecting leakage faults , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[22]  Jacob Savir,et al.  Built-In Self-Test: Milestones and Challenges , 1993, VLSI Design.

[23]  Jürgen Alt,et al.  Simulation of non-classical faults on the gate level-fault modeling , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[24]  Yervant Zorian,et al.  An effective BIST scheme for datapaths , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[25]  Roger Perry.  I/sub DDQ/ TESTING IN CMOS DIGITAL ASIC'S - PUTTING IT ALL TOGETHER , 1992, Proceedings International Test Conference 1992.

[26]  Frans P. M. Beenker,et al.  A realistic fault model and test algorithms for static random access memories , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[27]  Jürgen Alt,et al.  Simulation of non-classical faults on the gate level - The fault simulator COMSIM , 1993, Proceedings of IEEE International Test Conference - (ITC).

[28]  W. W. Peterson.  On Checking an Adder , 1958, IBM J. Res. Dev..

[29]  H. P. Holzapfel,et al.  Fault-Tolerant VLSI Processor , 1987, Fehlertolerierende Rechensysteme.

[30]  Rick Gayle.  The cost of quality: Reducing ASIC defects with I/sub DDQ/, at-speed testing, and increased fault coverage , 1993, Proceedings of IEEE International Test Conference - (ITC).

[31]  S.K. Gupta,et al.  Can concurrent checkers help BIST? , 1992, Proceedings International Test Conference 1992.

[32]  Marcel Jacomet,et al.  Layout-dependent fault analysis and test synthesis for CMOS circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..