DrSEUs: A dynamic robust single-event upset simulator

This paper presents DrSEUs (Dynamic robust Single-Event Upset simulator), a novel fault injector that uses the Simics full-system simulator. Fault-injection testing enables the use of commercial off-the-shelf (COTS) processors in space, which are susceptible to radiation-induced faults but are desirable due to the lower cost and higher performance of COTS devices. The de facto standard for fault injection is radiation-beam testing, which is often prohibitively expensive and time-consuming. Our methodology provides a means to iteratively decrease design vulnerabilities through rapid fault injection prior to beam testing. Additionally, our methodology can supplement beam-test results by targeting injections at individual components of interest that are difficult to isolate in beam tests. Our fault-injection mechanism uses simulation checkpoints, allowing DrSEUs to target a wide range of system components for injection. The deterministic nature of Simics checkpoints enables the repeatability of injection results and the monitoring of latent faults propagating through the system. We demonstrate the injection capabilities and analysis features of DrSEUs by presenting fault-injection results for an image-processing application.

[1]  Mehran Amrbar,et al.  SEE Test Results for P2020 and P5020 Freescale Processors , 2014, 2014 IEEE Radiation Effects Data Workshop (REDW).

[2]  James MacKinnon,et al.  CSP Hybrid Space Computing for STP-H5/ISEM on ISS , 2015 .

[3]  Alfredo Benso,et al.  EXFI: a low-cost fault injection system for embedded microprocessor-based boards , 1998, TODE.

[4]  Chen Hongsong,et al.  FSFI: A Full System Simulator-Based Fault Injection Tool , 2011, 2011 First International Conference on Instrumentation, Measurement, Computer, Communication and Control.

[5]  Raoul Velazco,et al.  A Survey on Fault Injection Techniques , 2004, Int. Arab J. Inf. Technol..

[6]  Raphael R. Some,et al.  A software-implemented fault injection methodology for design and validation of system fault tolerance , 2001, 2001 International Conference on Dependable Systems and Networks.

[7]  Marco Ottavi,et al.  Bit flip injection in processor-based architectures: a case study , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).

[8]  Fredrik Larsson,et al.  Simics: A Full System Simulation Platform , 2002, Computer.

[9]  Raoul Velazco,et al.  Injecting bit flip faults by means of a purely software approach: a case studied , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[10]  Jakob Engblom SIMICS : A COMMERCIAL LY PROVEN FULL-SYSTEM SIMULATION FRAMEWORK , 2006 .

[11]  W. H. Robinson,et al.  Fault Simulation and Emulation Tools to Augment Radiation-Hardness Assurance Testing , 2013, IEEE Transactions on Nuclear Science.

[12]  Peter Hazucha,et al.  Characterization of soft errors caused by single event upsets in CMOS processes , 2004, IEEE Transactions on Dependable and Secure Computing.

[13]  Henrique Madeira,et al.  Xception: A Technique for the Experimental Evaluation of Dependability in Modern Computers , 1998, IEEE Trans. Software Eng..

[14]  S. Rezgui,et al.  Predicting error rate for microprocessor-based digital architectures through C.E.U. (Code Emulating Upsets) injection , 2000 .

[15]  J. N. Tombs,et al.  Noninvasive Fault Classification, Robustness and Recovery Time Measurement in Microprocessor-Type Architectures Subjected to Radiation-Induced Errors , 2009, IEEE Transactions on Instrumentation and Measurement.

[16]  Christopher Small,et al.  An overview of the Sam CMT simulator kit , 2004 .

[17]  Alan D. George,et al.  SCIPS: An emulation methodology for fault injection in processor caches , 2011, 2011 Aerospace Conference.