Decorrelating (DECOR) transformations for low-power adaptive filters

Presented in this paper are decorrelating transformations (referred to as DECOR transformations) to reduce the power dissipation in adaptive filters. The coefficients generated by the weight update block in an adaptive filter are passed through a decorrelating block such that fewer bits are required to represent the coefficients. Thus, the size of the arithmetic units in the filter (F-block) is reduced thereby reducing the power dissipation. The DECOR transform is well suited for narrow-band filters because there is significant correlation between adjacent coefficients. In addition, the effectiveness of DECOR transforms increases with increase in the order of the filter and decrease in coefficient precision. Simulation results indicate reduction in power dissipation in the F-block ranging from 12% to 38% for filter bandwidths ranging from 0.15 f/sub s/, to 0.025 f/sub s/, (where f/sub s/ is the sample rate).

[1]  Ibrahim N. Hajj,et al.  Decorrelating (DECOR) transformations for low-power digital filters , 1999 .

[2]  Kaushik Roy,et al.  Optimizing computations in a transposed direct form realization of floating-point LTI-FIR systems , 1997, ICCAD 1997.

[3]  M. Hatamian,et al.  A 70-MHz 8-bit/spl times/8-bit parallel pipelined multiplier in 2.5-/spl mu/m CMOS , 1986 .

[4]  Kaushik Roy,et al.  Optimizing computations in a transposed direct form realization of Floating-Point LTI-FIR systems , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[5]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[6]  Abhijit Chatterjee,et al.  Synthesis of low power linear DSP circuits using activity metrics , 1994, Proceedings of 7th International Conference on VLSI Design.

[7]  Anantha P. Chandrakasan,et al.  Low-power digital filtering using approximate processing , 1996 .

[8]  G. Venkatesh,et al.  Coefficient transformations for area-efficient implementation of multiplier-less FIR filters , 1998, Proceedings Eleventh International Conference on VLSI Design.

[9]  Naresh R. Shanbhag,et al.  Low-power adaptive filter architectures and their application to 51.84 Mb/s ATM-LAN , 1997, IEEE Trans. Signal Process..

[10]  Debashis Bhattacharya,et al.  Algorithms for low power and high speed fir filter realization using differential coefficients , 1997 .

[11]  Naresh R. Shanbhag,et al.  Dynamic algorithm transformations (DAT) for low-power adaptive signal processing , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[12]  Miodrag Potkonjak,et al.  Optimizing power using transformations , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..