Preventing crosstalk delay using Fibonacci representation
暂无分享,去创建一个
[1] H. B. Bakoglu,et al. Circuits, interconnections, and packaging for VLSI , 1990 .
[2] C. Sechen,et al. Timing and crosstalk driven area routing , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[3] William H. Kautz. Ieee Transactions on Information Theory Co~tcluding Remarks , 2022 .
[4] Kurt Keutzer,et al. Bus encoding to prevent crosstalk delay , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).
[5] Takayasu Sakurai,et al. Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .
[6] S. Muddu,et al. Interconnect tuning strategies for high-performance ICs , 1998, Proceedings Design, Automation and Test in Europe.
[7] Aviezri S. Fraenkel,et al. Novel Compression of Sparse Bit-Strings — Preliminary Report , 1985 .
[8] C. L. Liu,et al. Minimum crosstalk channel routing , 1993, ICCAD.
[9] Alberto Apostolico,et al. Robust transmission of unbounded strings using Fibonacci representations , 1987, IEEE Trans. Inf. Theory.
[10] Aviezri S. Fraenkel,et al. Systems of numeration , 1983, IEEE Symposium on Computer Arithmetic.
[11] Dongsheng Wang,et al. Post global routing crosstalk synthesis , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] Uming Ko,et al. A repeater optimization methodology for deep sub-micron, high-performance processors , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.
[13] Malgorzata Marek-Sadowska,et al. Crosstalk reduction for VLSI , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[14] Hiroto Yasuura,et al. A bus delay reduction technique considering crosstalk , 2000, DATE '00.
[15] L. Gal,et al. On-chip cross talk-the new signal integrity challenge , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.