A Drain-Extended MOS Device With Spreading Filament Under ESD Stress

Based on 3-D TCAD simulations, a ten-times improvement in the ESD performance of drain-extended NMOS device is predicted by incorporating deep p-implant underneath the n+ drain region. The proposed modification does not degrade the intrinsic MOS characteristics, thus enabling a self-protection ESD concept. Moreover, a detailed physical insight toward the achieved improvement is given.

[1]  Jin-Biao Huang,et al.  Current filament movement and silicon melting in an ESD-robust DENMOS transistor , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[2]  Maryam Shojaei Baghini,et al.  On the failure mechanism and current instabilities in RESURF type DeNMOS device under ESD conditions , 2010, 2010 IEEE International Reliability Physics Symposium.

[3]  R. Gauthier,et al.  Process and design optimization of a protection scheme based on NMOSFETs with ESD implant in 65nm and 45nm CMOS technologies , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[4]  Erich Gornik,et al.  Filament study of STI type drain extended NMOS device using transient interferometric mapping , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[5]  Harald Gossner,et al.  ESD robust DeMOS devices in advanced CMOS technologies , 2011, EOS/ESD Symposium Proceedings.

[6]  V. Dubec,et al.  Moving current filaments in integrated DMOS transistors under short-duration current stress , 2004, IEEE Transactions on Electron Devices.

[7]  Michael C. Smayling,et al.  Device integration for ESD robustness of high voltage power MOSFETs , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.