Experimental evaluations of high-level energy optimization based on thread partitioning

This work presents a thread partitioning algorithm for high-level synthesis systems which generate low energy circuits. In the algorithm, we partition a thread into two sub-threads, one of which has RF and the other does not have RF. The partitioned sub-threads need to be synchronized with each other to keep the data dependency of the original thread. Since the partitioned sub-threads have waiting time for synchronization, gated clocks can be applied to each sub-thread. We achieve 33% energy reduction when we apply our proposed algorithm to a JPEG encoder.

[1]  Masao Yanagisawa,et al.  High-level area/delay/power estimation for low power system VLSIs with gated clocks , 2002 .

[2]  M. Sarrafzadeh,et al.  Activity-driven clock design for low power circuits , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[3]  Massoud Pedram,et al.  Register Allocation and Binding for Low Power , 1995, 32nd Design Automation Conference.

[4]  Takashi Kambe,et al.  Hardware Algorithm Optimization Using Bach C , 2002, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[5]  Magdy A. Bayoumi,et al.  Novel formulations for low-power binding of function units in high-level synthesis , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).

[6]  José C. Monteiro,et al.  Scheduling techniques to enable power management , 1996, DAC '96.

[7]  Takashi Kambe,et al.  A scheduling method for synchronous communication in the Bach hardware compiler , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).

[8]  Koichi Nishida,et al.  A C-based synthesis system, Bach, and its application , 2001, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455).

[9]  P. Ashar,et al.  Scheduling techniques to enable power management , 1996, 33rd Design Automation Conference Proceedings, 1996.

[10]  Luca Benini,et al.  Automatic synthesis of low-power gated-clock finite-state machines , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..