A quasi-optimal scheduling of intermediate signatures for multiple signature analysis compaction testing schemes

In this article, a strategy based on the use of intermediate signatures is proposed that enables the exact fault coverage of compact testing schemes to be determined in a feasible computation time. Two models to predict fault simulation time, a fault simulator dependent and independent model, are developed and used by a dynamic programming based algorithm to find the optimal scheduling of the signatures with respect to the total simulation time. Simulation results for both models are then presented demonstrating the feasibility of the proposed strategy.

[1]  John A. Waicukauski,et al.  A Statistical Calculation of Fault Detection Probabilities By Fast Fault Simulation , 1985, ITC.

[2]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[3]  André Ivanov,et al.  An iterative technique for calculating aliasing probability of linear feedback signature registers , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[4]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[5]  Douglas B. Armstrong,et al.  A Deductive Method for Simulating Faults in Logic Circuits , 1972, IEEE Transactions on Computers.

[6]  Janusz Rajski,et al.  A method of fault simulation based on stem regions , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Sundaram Seshu,et al.  On an Improved Diagnosis Program , 1965, IEEE Trans. Electron. Comput..

[8]  Janusz Rajski,et al.  A fault simulation method based on stem regions , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[9]  P. R. Menon,et al.  Critical Path Tracing: An Alternative to Fault Simulation , 1984, IEEE Des. Test.

[10]  Bernd Becker,et al.  Fast fault simulation in combinational circuits: an efficient data structure, dynamic dominators and refined check-up , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[11]  D. Lambidonis,et al.  FAST SIGNATURE COMPUTATION FOR LINEAR COMPACTORS , 1991, 1991, Proceedings. International Test Conference.

[12]  C. Mani Krishna,et al.  Optimal scheduling of signature analysis for VLSI testing , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[13]  Yann-Hang Lee,et al.  Optimal Scheduling of Signature Analysis for VLSI Testing , 1991, IEEE Trans. Computers.

[14]  Alexander Miczo,et al.  Digital logic testing and simulation , 1986 .