Linearity enhancement of multibit /spl Delta//spl Sigma/ modulators using pseudo data-weighted averaging

The occurrence of inband signal-dependent tones, when using data-weighted averaging (DWA) in multibit /spl Delta//spl Sigma/ modulators, degrades the spurious-free dynamic range and can preclude using DWA at low oversampling ratios (OSR). This paper proposes a simple technique, called Pseudo DWA, to solve the tone problem in DWA. Pseudo DWA is implemented in a 3rd-order /spl Delta//spl Sigma/ A/D converter with a 32-level internal D/A converter (DAC), a 16x OSR, and a 2-MHz conversion bandwidth. Simulations show that, with a 0.5% DAC element mismatch, Pseudo DWA attenuates the DWA tones at the cost of only 1-dB drop in the signal-to-noise ratio. Existing techniques are also compared using simulations.

[1]  Gabor C. Temes,et al.  A high-resolution multibit Sigma Delta ADC with digital correction and relaxed amplifier requirements , 1993 .

[2]  Terri S. Fiez,et al.  A Low Oversampling Ratio 14b 500-kHz ADC with a Self-Calibrated Multibit DAC , 1996 .

[3]  B. Leung,et al.  Multibit Sigma - Delta A/D converter incorporating a novel class of dynamic element matching techniques , 1992 .

[4]  M. Vadipour.  Techniques for preventing tonal behavior of data weighted averaging algorithm in /spl Sigma/-/spl Delta/ modulators , 2000 .

[5]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[6]  W. Groeneveld,et al.  A self calibration technique for monolithic high-resolution D/A converters , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[7]  Gabor C. Temes,et al.  High-speed /spl Delta//spl Sigma/ ADC with error correction , 2001 .

[8]  L. R. Carley,et al.  A noise-shaping coder topology for 15+ bit converters , 1989 .

[9]  W. Sansen,et al.  A high-performance multibit /spl Delta//spl Sigma/ CMOS ADC , 2000, IEEE Journal of Solid-State Circuits.

[10]  L. Longo,et al.  A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8/spl times/ oversampling ratio , 2000, IEEE Journal of Solid-State Circuits.

[11]  I. Galton,et al.  An audio ADC Delta-Sigma modulator with 100-dB peak SINAD and 102-dB DR using a second-order mismatch-shaping DAC , 2001, IEEE J. Solid State Circuits.

[12]  Tai-Haur Kuo,et al.  An improved technique for reducing baseband tones in sigma-delta modulators employing data weighted averaging algorithm without adding dither , 1999 .

[13]  R. T. Baird,et al.  A low oversampling ratio 14-b 500-kHz /spl Delta//spl Sigma/ ADC with a self-calibrated multibit DAC , 1996 .

[14]  Richard Schreier.  Mismatch-Shaping Digital-to-Analog Conversion , 1997 .

[15]  Gabor C. Temes,et al.  Switched-capacitor DAC with analogue mismatch correction , 1999 .

[16]  R. Adams,et al.  A stereo multi-bit /spl Sigma//spl Delta/ D/A with asynchronous master-clock interface , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[17]  Gabor C. Temes,et al.  Digital estimation and correction of DAC errors in multibit ΔΣ ADCs , 2001 .

[18]  O.J.A.P. Nys,et al.  An analysis of dynamic element matching techniques in sigma-delta modulation , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[19]  Xue-Mei Gong,et al.  A 120 dB multi-bit SC audio DAC with second-order noise shaping , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[20]  G. Temes.  Delta-sigma data converters , 1994 .

[21]  Morteza Vadipour.  Techniques for preventing tonal behavior of data weighted averaging algorithm in σ-δ modulator , 2000 .

[22]  Bruce A. Wooley,et al.  A 2.5-V sigma-delta modulator for broadband communications applications , 2001 .

[23]  Craig Petrie,et al.  A background calibration technique for multibit delta-sigma modulators , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[24]  R. Baird,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[25]  T.S. Fiez,et al.  A 14-bit current-mode /spl Sigma//spl Delta/ DAC based upon rotated data weighted averaging , 2000, IEEE Journal of Solid-State Circuits.

[26]  Robert Henderson,et al.  Dynamic element matching techniques with arbitrary noise shaping function , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[27]  B. Leung,et al.  Some observations on tone behavior in data weighted averaging , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).