Characterization of interfacial delamination in multi-layered integrated circuit packaging