A Generic Standard Cell Design Methodology for Differential Circuit Styles

In this paper we present a generic methodology for the rapid generation and implementation of standard cell libraries for differential circuit design styles. We demonstrate a systematic approach for the classification of circuit topologies (footprints) and for generating the templates that correspond to a large number of functions. The generation of an extensive cell library with more than 4500 standard cells based on 19 footprints is demonstrated using a 180 nm CMOS technology.

[1]  P. Ng,et al.  Performance of CMOS differential circuits , 1996 .

[2]  Stéphane Badel,et al.  A Simulation-Based Methodology for Evaluating the DPA-Resistance of Cryptographic Functional Units with Application to CMOS and MCML Technologies , 2007, 2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[3]  Masakazu Yamashina,et al.  An MOS Current Mode Logic (MCML) Circuit for Low-Power Sub-GHz Processors , 1992 .

[4]  David L. Pulfrey,et al.  A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic , 1987 .

[5]  Kaushik Roy,et al.  LVDCSL: a high fan-in, high-performance, low-voltage differential current switch logic family , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Ilhan Hatirnaz.  A new interconnect-centric design methodology for high-speed standard cells with crosstalk immunity , 2006 .

[7]  Elizabeth J. Brauer,et al.  Via-programmable expanded universal logic gate in MCML for structured ASIC applications: circuit design , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[8]  Masayuki Mizuno,et al.  A GHz MOS adaptive pipeline technique using MOS current-mode logic , 1996, IEEE J. Solid State Circuits.

[9]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[10]  Massimo Alioto,et al.  Model and Design of Bipolar and MOS Current-Mode Logic: CML, ECL and SCL Digital Circuits , 1991 .

[11]  Kaushik Roy,et al.  Differential Current Switch Logic: A Low Power DCVS Logic Family , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.