Embedded power-a multilayer integration technology for packaging of IPEMs and PEBBs

A packaging integration technology, embedded power, has been developed for fabrication of integrated power electronics modules (IPEMs) and power electronics building blocks (PEBBs). The bare power chips are buried in the ceramic frame and encapsulated with screen-printed dielectric. High-density interconnect metallization between power devices and surface mountable electronics circuitry was fabricated using sputtering and electroplating technologies. Prototype modules have demonstrated the feasibility of this packaging approach.

[1]  Guo-Quan Lu,et al.  Packaging of integrated power electronics modules using flip-chip technology , 2000, APEC 2000. Fifteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.00CH37058).

[2]  J.D. van Wyk,et al.  Exploiting the third dimension in power electronics packaging , 1997, Proceedings of APEC 97 - Applied Power Electronics Conference.

[3]  P. Cova,et al.  Thermo-mechanical simulation of a multichip press-packed IGBT , 1998 .

[4]  Fred Barlow,et al.  Electronic Packaging Solutions for Power Electronic Building Blocks (PEBB) , 1996 .

[5]  J.D. Van Wyk,et al.  Power electronics technology at the dawn of the new millenium-status and future , 1999, 30th Annual IEEE Power Electronics Specialists Conference. Record. (Cat. No.99CH36321).

[6]  Simon S. Ang,et al.  Power Electronics combines with MCM technology to create multi-chip power modules , 1997 .

[7]  R. Fillion,et al.  High frequency, low cost, power packaging using thin film power overlay technology , 1995, Proceedings of 1995 IEEE Applied Power Electronics Conference and Exposition - APEC'95.

[8]  Ray-Lee Lin,et al.  An innovative technique for packaging power electronic building blocks using metal posts interconnected parallel plate structures , 1999 .