Applying the adder inverting property in the design of cost-efficient reconfigurable logic

Cost-efficiency (area, performance, power) is the key issue in the design of embedded systems. To satisfy this constraint, the intrinsic cost penalty of embedded reconfigurable logic (eRL) must be reduced. This paper proposes a novel multi-output LUT with four inputs and two outputs (4/2-LUT) which uses the adder inverting property to reach this goal. A logic block of the eRL architecture in which this technique is applied allows the cost-efficient implementation of random logic, datapath functions and small distributed memories.

[1]  André DeHon,et al.  The Density Advantage of Configurable Computing , 2000, Computer.

[2]  Jonathan Rose,et al.  The effect of logic block architecture on FPGA performance , 1992 .

[3]  P. Chow,et al.  The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layout , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Jan M. Rabaey,et al.  Reconfigurable processing: the solution to low-power programmable DSP , 1997, 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[5]  Arun K. Somani,et al.  A reconfigurable multi-function computing cache architecture , 2000, FPGA '00.

[6]  H. Zhang,et al.  A 1 V heterogeneous reconfigurable processor IC for baseband wireless applications , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[7]  Jonathan Rose,et al.  Advantages of heterogeneous logic block architecture for FPGAs , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[8]  Jonathan Rose,et al.  Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency , 1990 .

[9]  Vaughn Betz,et al.  Cluster-based logic blocks for FPGAs: area-efficiency vs. input sharing and size , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[10]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[11]  Arun K. Somani,et al.  A reconfigurable multifunction computing cache architecture , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[13]  Reto Zimmermann.  Computer Arithmetic: Principles, Architectures, and VLSI Design , 1999 .

[14]  A. El Gamal,et al.  FPGA performance versus cell granularity , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.