Parameter Extraction and Optimal Design of Spiral Inductor Using Evolution Strategy and Sensitivity

For precise electromagnetic (EM) field simulation of the spiral inductor, electric conductivity of the inductor substrate is determined by evolution strategy to match the Taiwan Semiconductor Manufacturing Company (TSMC) process. Based on this parameter, patterned ground shield (PGS) of an on-chip spiral inductor is designed using deterministic optimization method. The design parameters are lengths and widths of ground strips and widths of slots. For sensitivity analysis, approximate adjoint variable method is used. Significant increase in Q-factor is observed in final design while reduction of inductance is minimal. Spiral inductor with optimized PGS is used in input matching circuit of 2.45-GHz low noise amplifier (LNA), which shows improved noise figure characteristics compared to non-PGS case.

[1]  S.D. Muller,et al.  Step size adaptation in evolution strategies using reinforcement learning , 2002, Proceedings of the 2002 Congress on Evolutionary Computation. CEC'02 (Cat. No.02TH8600).

[2]  R. Svitek,et al.  Development of scalable models for patterned-ground-shield inductors in SiGe BiCMOS technology , 2004, Digest of Papers. 2004 Topical Meeting onSilicon Monolithic Integrated Circuits in RF Systems, 2004..

[3]  C. Yue,et al.  On-chip Spiral Inductors With Patterned Ground Shields For Si-based RF IC's , 1997, Symposium 1997 on VLSI Circuits.

[4]  A. Hasib,et al.  $S$ -Parameter Sensitivities for Electromagnetic Optimization Based on Volume Field Solutions , 2009, IEEE Transactions on Microwave Theory and Techniques.

[5]  D. Fogel.  Evolutionary algorithms in theory and practice , 1997, Complex..

[6]  Pietro Andreani,et al.  Noise optimization of an inductively degenerated CMOS low noise amplifier , 2001 .

[7]  W. Yin,et al.  Frequency-Thermal Characterization of On-Chip Transformers With Patterned Ground Shields , 2007, IEEE Transactions on Microwave Theory and Techniques.

[8]  On-chip spiral inductors with patterned ground shields for Si-based RF ICs , 1998 .

[9]  T. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996 .