A self-calibrating delay-locked delay line with shunt-capacitor circuit scheme

This paper describes a CMOS 32-tap delay-locked delay line, realized with a shunt-capacitor circuit scheme, with an on-chip calibration circuit that allows the on-field reduction of the delay-line differential nonlinearity (DNL) down to values close to 1%. The cells are calibrated one by one in a serial way and the silicon area occupied by the calibration circuit is roughly the same as that occupied by the delay line itself. The prototype chips, realized with a 0.6-/spl mu/m CMOS technology, demonstrate the feasibility and effectiveness of the technique with a great reduction of the delay-line DNL. The nonlinearity calibration technique presented in this paper is of general use since the number and area of the shunt-capacitor configurable loads can be properly chosen according to the process mismatch parameters and the desired calibration range and resolution.

[1]  M. Mota,et al.  A high-resolution time interpolator based on a delay locked loop and an RC delay line , 1999, IEEE J. Solid State Circuits.

[2]  Pietro Andreani,et al.  Multihit multichannel time-to-digital converter with /spl plusmn/1% differential nonlinearity and near optimal time resolution , 1998 .

[3]  Yvon Savaria,et al.  A direct digital period synthesis circuit , 2002, IEEE J. Solid State Circuits.

[4]  J. Doernberg,et al.  Full-speed testing of A/D converters , 1984 .

[5]  Paul R. Gray,et al.  Frequency Multiplier Technique for PCS Applications , 2000 .

[6]  Ryszard Szplet,et al.  Interpolating time counter with 100 ps resolution on a single FPGA device , 2000, IEEE Trans. Instrum. Meas..

[7]  Timo Rahkonen,et al.  An Integrated Digital CMOS Time-to-Digital Converter with Sub-Gate-Delay Resolution , 2000 .

[8]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[9]  Luca Fanucci,et al.  A non-linearity self-calibration technique for delay-locked loop delay-lines , 2002, IMTC/2002. Proceedings of the 19th IEEE Instrumentation and Measurement Technology Conference (IEEE Cat. No.00CH37276).

[10]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[11]  Timo Rahkonen,et al.  A 30 MHz DDS clock generator with sub-ns time domain interpolator and -50 dBc spurious level , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[12]  P. R. Gray,et al.  A 900 MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications , 2000 .

[13]  Luca Fanucci,et al.  On the differential nonlinearity of time-to-digital converters based on delay-locked-loop delay lines , 2001 .

[14]  Luca Fanucci,et al.  On-line calibration for non-linearity reduction of delay-locked delay-lines , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[15]  Pietro Andreani,et al.  A Digitally Controlled Shunt Capacitor CMOS Delay Line , 1999 .