A Programmable Frequency Multiplier-by-29 Architecture for Millimeter Wave Applications
暂无分享,去创建一个
[1] Philippe Ferrari,et al. A novel approximated solution for the Van der Pol oscillator. Application to pulsed oscillations modeling in switched cross-coupled MOS oscillators , 2014, 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS).
[2] Po-Chun Huang,et al. 21.2 A 2.3GHz fractional-N dividerless phase-locked loop with −112dBc/Hz in-band phase noise , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[3] Igor M. Filanovsky,et al. Design of a MOS RLC-oscillator with specified total harmonic distortion , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).
[4] Greg Unruh,et al. An 8.5 mW, 0.07 mm2 ADPLL in 28 nm CMOS with sub-ps resolution TDC and < 230 fs RMS jitter , 2013, 2013 Symposium on VLSI Circuits.
[5] Che-Fu Liang,et al. An injection-locked ring PLL with self-aligned injection window , 2011, 2011 IEEE International Solid-State Circuits Conference.
[6] Silvano Pupolin,et al. Phase noise effects in QAM systems , 1997, Proceedings of 8th International Symposium on Personal, Indoor and Mobile Radio Communications - PIMRC '97.
[7] Andrea Bevilacqua,et al. UWB Fast-Hopping Frequency Generation Based on Sub-Harmonic Injection Locking , 2008, IEEE Journal of Solid-State Circuits.
[8] Didier Belot,et al. A 17.5-to-20.94GHz and 35-to-41.88GHz PLL in 65nm CMOS for wireless HD applications , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[9] Shen-Iuan Liu,et al. A 40-GHz Fast-Locked All-Digital Phase-Locked Loop Using a Modified Bang-Bang Algorithm , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.
[10] Matthew Z. Straayer,et al. A Low-Noise Wide-BW 3.6-GHz Digital $\Delta\Sigma$ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation , 2008, IEEE Journal of Solid-State Circuits.
[11] Hiva Hedayati,et al. A 3 GHz Wideband $\Sigma \Delta$ Fractional-N Synthesizer With Switched-RC Sample-and-Hold PFD , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[12] T. Cho,et al. A low spur fractional-N digital PLL for 802.11 a/b/g/n/ac with 0.19 psrms jitter , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.
[13] R. Castello,et al. A 700-kHz bandwidth /spl Sigma//spl Delta/ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications , 2004, IEEE Journal of Solid-State Circuits.
[14] Aydin Babakhani,et al. An Integral Path Self-Calibration Scheme for a Dual-Loop PLL , 2013, IEEE Journal of Solid-State Circuits.
[15] Howard C. Luong,et al. A 21–48 GHz Subharmonic Injection-Locked Fractional-N Frequency Synthesizer for Multiband Point-to-Point Backhaul Communications , 2014, IEEE Journal of Solid-State Circuits.
[16] Kenichi Okada. A 60GHz 16QAM/8PSK/QPSK/BPSK direct-conversion transceiver , 2011, 2011 9th IEEE International Conference on ASIC.
[17] Alexander V. Rylyakov,et al. A 28 GHz Hybrid PLL in 32 nm SOI CMOS , 2014, IEEE Journal of Solid-State Circuits.
[18] Philippe Ferrari,et al. A novel ultra-low phase noise, programmable frequency multiplier-by-30 architecture. Application to 60-GHz frequency generation , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).
[19] Enrico Monaco,et al. A 13.1% tuning range 115GHz frequency generator based on an injection-locked frequency doubler in 65nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[20] K. Soumyanath,et al. A 64 GHz LNA With 15.5 dB Gain and 6.5 dB NF in 90 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.
[21] Philippe Ferrari,et al. A novel harmonic selection technique based on the injection of a periodically repeated oscillations train into an oscillator , 2014, 2014 IEEE MTT-S International Microwave Symposium (IMS2014).
[22] Giovanni Marzin,et al. A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power , 2011, 2011 IEEE International Solid-State Circuits Conference.
[23] Hiroyuki Okada,et al. Wide Lock-Range, Low Phase-Noise PLL using Interpolative Ring-VCO with Coarse Frequency Tuning and Frequency Linearization , 2007, 2007 IEEE Custom Integrated Circuits Conference.
[24] Chung-Yu Wu,et al. A Phase-Locked Loop With Injection-Locked Frequency Multiplier in 0.18-$\mu{\hbox{m}}$ CMOS for $V$ -Band Applications , 2009, IEEE Transactions on Microwave Theory and Techniques.
[25] Win Chaivipas,et al. A 60-GHz 16QAM/8PSK/QPSK/BPSK Direct-Conversion Transceiver for IEEE802.15.3c , 2011, IEEE Journal of Solid-State Circuits.
[26] B. V. D. Pol. The Nonlinear Theory of Electric Oscillations , 1934 .
[27] John R. Long,et al. A 56-to-65GHz Injection-Locked Frequency Tripler with Quadrature Outputs in 90nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[28] Yanping Ding,et al. A 50-GHz Phase-Locked Loop in 130-nm CMOS , 2006, IEEE Custom Integrated Circuits Conference 2006.
[29] Win Chaivipas,et al. A Low Phase Noise Quadrature Injection Locked Frequency Synthesizer for MM-Wave Applications , 2011, IEEE Journal of Solid-State Circuits.
[30] Yves Rolain,et al. A 57-to-66GHz quadrature PLL in 45nm digital CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[31] Robert B. Staszewski,et al. A 56.4-to-63.4GHz spurious-free all-digital fractional-N PLL in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[32] Yong Wang,et al. A 9% power efficiency 121-to-137GHz phase-controlled push-push frequency quadrupler in 0.13μm SiGe BiCMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.
[33] Jason Wei,et al. A 25GHz 100ns lock time digital LC PLL with an 8-phase output clock , 2013, 2013 Symposium on VLSI Circuits.