Improving the design of parallel-pipeline cyclic decoders towards fault-secure versions

In this paper, we consider the problem of designing fault-secure decoders for various cyclic linear codes. The principle relies on a slight modification of the high speed parallel-pipeline decoder architecture in [6], to control the correct operation of the cyclic decoder as well. The complexity evaluation has been obtained by synthesizing parallel-pipeline decoder for various code on a Stratix II FPGA using the Alterapsilas Quartus II software. It shows that their FS versions compare favorably against the unprotected ones, with respect to the area and the maximal operation frequency.

[1]  E. Normand.  Single event upset at ground level , 1996 .

[2]  Fabrice Monteiro,et al.  Designing a high speed decoder for cyclic codes , 2004, Proceedings. 10th IEEE International On-Line Testing Symposium.

[3]  Fabrice Monteiro,et al.  Designing fault-secure parallel encoders for systematic linear error correcting codes , 2003, IEEE Trans. Reliab..

[4]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[5]  D. A. Anderson,et al.  Design of Totally Self-Checking Check Circuits for M-out of-N Codes , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing, 1995, ' Highlights from Twenty-Five Years'..

[6]  Shu Lin,et al.  Error control coding : fundamentals and applications , 1983 .

[7]  Fabrice Monteiro,et al.  Fault-Secure Interface Between Fault-Tolerant RAM and Transmission Channel Using Systematic Cyclic Codes , 2007, 13th IEEE International On-Line Testing Symposium (IOLTS 2007).

[8]  Salvatore Pontarelli,et al.  Concurrent Error Detection in Reed–Solomon Encoders and Decoders , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.