SEU Mitigation and Validation of the LEON3 Soft Processor Using Triple Modular Redundancy for Space Processing

Processors are an essential component in most satellite payload electronics and handle a variety of functions including command handling and data processing. There is growing interest in implementing soft processors on commercial FPGAs within satellites. Commercial FPGAs offer reconfigurability, large logic density, and I/O bandwidth; however, they are sensitive to ionizing radiation and systems developed for space must implement single-event upset mitigation to operate reliably. This paper investigates the improvements in reliability of a LEON3 soft processor operating on a SRAM-based FPGA when using triple-modular redundancy and other processor-specific mitigation techniques. The improvements in reliability provided by these techniques are validated with both fault injection and heavy ion radiation tests. The fault injection experiments indicate an improvement of 51× and the radiation testing results demonstrate an average improvement of 10×. Orbit failure rate estimations were computed and suggest that the TMR LEON3 processor has a mean-time to failure of over 76 years in a geosynchronous orbit.

[1]  Djones Lettnin,et al.  Non-intrusive fault tolerance in soft processors through circuit duplication , 2012, 2012 13th Latin American Test Workshop (LATW).

[2]  Brock J. LaMeres,et al.  Spatial avoidance of hardware faults using FPGA partial reconfiguration of tile-based soft processors , 2010, 2010 IEEE Aerospace Conference.

[3]  Michael R. Gardiner,et al.  An Evaluation of Soft Processors as a Reliable Computing Platform , 2015 .

[4]  Luigi Carro,et al.  On the optimal design of triple modular redundancy logic for SRAM-based FPGAs , 2005, Design, Automation and Test in Europe.

[5]  J.N. Tombs,et al.  Selective Protection Analysis Using a SEU Emulator: Testing Protocol and Case Study Over the Leon2 Processor , 2007, IEEE Transactions on Nuclear Science.

[6]  L. Sterpone,et al.  Analysis of the robustness of the TMR architecture in SRAM-based FPGAs , 2005, IEEE Transactions on Nuclear Science.

[7]  J R Pinkert,et al.  Reliable computer systems. , 1993, Journal of AHIMA.

[8]  Kenneth A. LaBel,et al.  Radiation effects on current field programmable technologies , 1997 .

[9]  Massimo Violante,et al.  Implementing a safe embedded computing system in SRAM-based FPGAs using IP cores: A case study based on the Altera NIOS-II soft processor , 2011, 2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS).

[10]  C. Carmichael,et al.  A fault injection analysis of Virtex FPGA TMR design methodology , 2001, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605).

[11]  Jürgen Becker,et al.  A study on fine granular fault tolerance methodologies for FPGAs , 2011, 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC).

[12]  Mohammed A. S. Khalid,et al.  Soft-Core Processors for Embedded Systems , 2006, 2006 International Conference on Microelectronics.

[13]  Michael J. Wirthlin,et al.  Voter insertion algorithms for FPGA designs using triple modular redundancy , 2010, FPGA '10.

[14]  M. Caffrey,et al.  Correcting single-event upsets through virtex partial configuration , 2000 .

[15]  Michael J. Wirthlin,et al.  A Comparison of fault-tolerant memories in SRAM-based FPGAs , 2010, 2010 IEEE Aerospace Conference.

[16]  Zhang Jian,et al.  A high reliable SOC on-board computer based on Leon3 , 2012, 2012 IEEE International Conference on Computer Science and Automation Engineering (CSAE).

[17]  Ricardo Reis,et al.  A Low-Cost Solution for Deploying Processor Cores in Harsh Environments , 2011, IEEE Transactions on Industrial Electronics.

[18]  M. Lopez-Vallejo,et al.  Design Techniques for Xilinx Virtex FPGA Configuration Memory Scrubbers , 2013, IEEE Transactions on Nuclear Science.

[19]  Santosh K. Shrivastava,et al.  Reliable Computer Systems , 1985, Texts and Monographs in Computer Science.

[20]  M. Shea,et al.  CREME96: A Revision of the Cosmic Ray Effects on Micro-Electronics Code , 1997 .

[21]  Massimo Violante,et al.  Multiple errors produced by single upsets in FPGA configuration memory: a possible solution , 2005, European Test Symposium (ETS'05).

[22]  Rong Yuan,et al.  Configurable fault-tolerant processor (CFTP) for spacecraft onboard processing , 2004, 2004 IEEE Aerospace Conference Proceedings (IEEE Cat. No.04TH8720).

[23]  L. Carro,et al.  New Techniques for Improving the Performance of the Lockstep Architecture for SEEs Mitigation in FPGA Embedded Processors , 2009, IEEE Transactions on Nuclear Science.