Application specific instruction-set processor template for motion estimation in video applications

The gap between application specific integrated circuits (ASICs) and general-purpose programmable processors in terms of performance, power, cost and flexibility is well known. Application specific instruction-set processors (ASIPs) bridge this gap. In this work, we demonstrate the key benefits of ASIPs for several video applications. One of the most compute- and memory-intensive functions in video processing is motion estimation (ME). The focus of this work is on the design of a ME template, which is useful for several video applications like video encoding, obstacle detection, picturerate up-conversion, 2-D-to-3-D video conversion, etc. An instruction-set suitable for performing a variety of ME functions is developed. The ASIP is based on a very long instruction word (VLIW) processor template and meets low-power and low-cost requirements still providing the flexibility needed for the application domain. The ME ASIP design consumes 27 mW and takes an area of 1.1 mm/sup 2/ in 0.13 /spl mu/m technology performing picturerate up-conversion, for standard definition (CCIR601) resolution at 50 frames per second.

[1]  de G Gerard Haan.  Large-video-display-format conversion , 2000 .

[2]  Kees G. W. Goossens,et al.  C-HEAP: A Heterogeneous Multi-Processor Architecture Template and Scalable and Flexible Protocol for the Design of Embedded Signal Processing Systems , 2002, Des. Autom. Embed. Syst..

[3]  Gerhard Fettweis,et al.  A design methodology for high performance ICs: wireless broadband radio baseband case study , 2001, Proceedings Euromicro Symposium on Digital Systems Design.

[4]  Enrico Macii,et al.  Improving the efficiency of memory partitioning by address clustering , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[5]  Gerard de Haan,et al.  A 27 mW 1.1 mm/sup 2/ motion estimator for picture-rate up-converter , 2004, 17th International Conference on VLSI Design. Proceedings..

[6]  Rafael Peset Llopis,et al.  RAPIDO: a modular, multi-board, heterogeneous multi-processor, PCI bus based prototyping framework for the validation of SoC VLSI designs , 2002, Proceedings 13th IEEE International Workshop on Rapid System Prototyping.

[7]  B. Ramakrishna Rau,et al.  Embedded Computer Architecture and Automation , 2001, Computer.

[8]  Gerard de Haan,et al.  Towards an efficient high quality picture-rate up-converter , 2003, Proceedings 2003 International Conference on Image Processing (Cat. No.03CH37429).

[9]  de G Gerard Haan,et al.  Video processing for multimedia systems , 2000 .

[10]  Konstantinos Konstantinides,et al.  Image and Video Compression Standards: Algorithms and Architectures , 1997 .

[11]  A. Beric,et al.  A technique for reducing complexity of recursive motion estimation algorithms , 2003, 2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No.03TH8682).

[12]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[13]  António de Sousa.  Smart Cameras in Embedded Systems , 2020 .

[14]  Konstantinos Konstantinides,et al.  Image and video compression standards , 1995 .

[15]  Gert Goossens,et al.  Chess: retargetable code generation for embedded DSP processors , 1994, Code Generation for Embedded Processors.

[16]  Luca Benini,et al.  Layout-driven memory synthesis for embedded systems-on-chip , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Gerard de Haan,et al.  Real-time recursive motion segmentation of video data on a programmable device , 2001, IEEE Trans. Consumer Electron..

[18]  Aleksandar Beric,et al.  Algorithm/Architecture Co-Design of a Picture-Rate Up-conversion Module. , 2002 .

[19]  Neil J. Gordon,et al.  A tutorial on particle filters for online nonlinear/non-Gaussian Bayesian tracking , 2002, IEEE Trans. Signal Process..

[20]  Heinrich Meyr,et al.  A novel methodology for the design of application-specificinstruction-set processors (ASIPs) using a machine description language , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Peter Pirsch,et al.  A core for ambient and mobile intelligent imaging applications , 2003, 2003 International Conference on Multimedia and Expo. ICME '03. Proceedings (Cat. No.03TH8698).

[22]  Gerard de Haan,et al.  True-motion estimation with 3-D recursive search block matching , 1993, IEEE Trans. Circuits Syst. Video Technol..

[23]  Gilles Kahn,et al.  The Semantics of a Simple Language for Parallel Programming , 1974, IFIP Congress.

[24]  Cornelius W. A. M. van Overveld,et al.  Dense Structure-from-Motion: An Approach Based on Segment Matching , 2002, ECCV.

[25]  Neil J. Gordon,et al.  A tutorial on particle filters for online nonlinear/non-Gaussian Bayesian tracking , 2002, IEEE Trans. Signal Process..