VLSI Design of a Split Parallel Two-Dimensional HEVC Transform
暂无分享,去创建一个
[1] Gary J. Sullivan,et al. High Efficiency Video Coding (HEVC), Algorithms and Architectures , 2014, Integrated Circuits and Systems.
[2] Dongsheng Wang,et al. Fully pipelined DCT/IDCT/Hadamard unified transform architecture for HEVC Codec , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).
[3] Wei Lu,et al. A DST Hardware Structure of HEVC , 2015, 2015 2nd International Conference on Information Science and Control Engineering.
[4] Yibo Fan,et al. A fast 8×8 IDCT algorithm for HEVC , 2013, 2013 IEEE 10th International Conference on ASIC.
[5] Madhukar Budagavi,et al. Core Transform Design in the High Efficiency Video Coding (HEVC) Standard , 2013, IEEE Journal of Selected Topics in Signal Processing.
[6] Ihab Amer,et al. Methodology and technique to improve throughput of FPGA-based Cal dataflow programs: Case study of the RVC MPEG-4 SP Intra decoder , 2011, 2011 IEEE Workshop on Signal Processing Systems (SiPS).
[7] Ab Al-Hadi Ab Rahman,et al. VLSI design of a fast pipelined 8x8 discrete cosine transform , 2017 .
[8] Ab Al-Hadi Ab Rahman,et al. Exploring the Design Space of HEVC Inverse Transforms with Dataflow Programming , 2017 .
[9] Gary J. Sullivan,et al. Overview of the High Efficiency Video Coding (HEVC) Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.
[10] Yinan Kong,et al. An Efficient ASIC Design of Variable-Length Discrete Cosine Transform for HEVC , 2016, 2016 European Modelling Symposium (EMS).
[11] Subir Kumar Sarkar,et al. Analytical Modeling and Performance Analysis of Graded Channel Strained Dual-Material Double Gate MOSFET , 2018, 2018 4th International Conference on Computing Communication and Automation (ICCCA).
[12] M. Mohamed Asan Basiri,et al. High Performance Integer DCT Architectures for HEVC , 2017, 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID).
[13] Ankush Ghosh,et al. Performance Study of PMN-PT/Ni-Based Multiferroic Nanomagnet for Straintronics Device Applications , 2019, Advances in Intelligent Systems and Computing.
[14] Chuohao Yeo,et al. Efficient Integer DCT Architectures for HEVC , 2014, IEEE Transactions on Circuits and Systems for Video Technology.
[15] M. Martina,et al. Area efficient DST architectures for HEVC , 2017, 2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME).