Adaptive Sampling for Efficient MPSoC Architecture Simulation
暂无分享,去创建一个
[1] Brad Calder,et al. A co-phase matrix to guide simultaneous multithreading simulation , 2004, IEEE International Symposium on - ISPASS Performance Analysis of Systems and Software, 2004.
[2] Rajesh K. Gupta,et al. Phase guided sampling for efficient parallel application simulation , 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06).
[3] Thomas F. Wenisch,et al. SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling , 2003, ISCA '03.
[4] Brad Calder,et al. Motivation for Variable Length Intervals and Hierarchical Phase Behavior , 2005, IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005..
[5] Shobhit Kanaujia,et al. FastMP: A Multi-core Simulation Methodology , 2006 .
[6] Lieven Eeckhout,et al. Considering all starting points for simultaneous multithreading simulation , 2006, 2006 IEEE International Symposium on Performance Analysis of Systems and Software.
[7] Luca Benini,et al. MPARM: Exploring the Multi-Processor SoC Design Space with SystemC , 2005, J. VLSI Signal Process..
[8] Per Stenström,et al. Enhancing Multiprocessor Architecture Simulation Speed Using Matched-Pair Comparison , 2005, IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005..
[9] Luca Benini,et al. Architectural Exploration of MPSoC Designs Based on an FPGA Emulation Framework , 2006 .
[10] Trevor Mudge,et al. MiBench: A free, commercially representative embedded benchmark suite , 2001 .
[11] James E. Smith,et al. Statistical simulation of symmetric multiprocessor systems , 2002, Proceedings 35th Annual Simulation Symposium. SS 2002.
[12] Brad Calder,et al. Automatically characterizing large scale program behavior , 2002, ASPLOS X.