Microarchitecture of HaL's memory management unit

This paper discusses the architecture and implementation of HaL's 64-bit memory management unit (MMU). The MMU is responsible for virtual-to-physical address translations, data movement controls, bus interfaces among CPU/caches, memory subsystems; and I/O systems; and maintaining memory coherency among caches and memories.

[1]  Winfried W. Wilcke,et al.  Architectural overview of HaL systems , 1995, Digest of Papers. COMPCON'95. Technologies for the Information Superhighway.

[2]  David Chih-Wei Chang,et al.  Concurrent error detection/correction in the HAL MMU chip , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.

[3]  David Chih-Wei Chang,et al.  Fault-Tolerant Features in the HaL Memory Management Unit , 1995, IEEE Trans. Computers.

[4]  Nirmal R. Saxena,et al.  Error detection and handling in a superscalar, speculative out-of-order execution processor system , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers.