Folded Circuit Synthesis

The area required by combinational logic of a sequential circuit based on standard flip-flops can be reduced by identifying subcircuits that are identical. Pairs of matching subcircuits can then be replaced by circuits in which dual-edge-triggered flip-flops operate on multiplexed data at the rising and falling edges of the clock signal. We show how to modify the Boolean network describing a combinational logic to increase the opportunities for folding, without affecting its function. Experiments with benchmark circuits achieved an average reduction in circuit area of 18%.

[1]  Andreas Kuehlmann,et al.  Equivalence checking using cuts and heaps , 1997, DAC.

[2]  Sharad Malik,et al.  Analysis of cyclic combinational circuits , 1993, ICCAD '93.

[3]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[4]  R. Brayton,et al.  FRAIGs: A Unifying Representation for Logic Synthesis and Verification , 2005 .

[5]  Robert K. Brayton,et al.  MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  A. Gago,et al.  Reduced implementation of D-type DET flip-flops , 1993 .

[7]  Hideo Ito,et al.  Dual-edge-triggered FF with timing error detection capability , 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).

[8]  Hai Zhou,et al.  An efficient incremental algorithm for min-area retiming , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[9]  Payman Zarkesh-Ha,et al.  A robust and low power dual data rate (DDR) flip-flop using c-elements , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[10]  Kiat Seng Yeo,et al.  Power-Efficient Explicit-Pulsed Dual-Edge Triggered Sense-Amplifier Flip-Flops , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Ronald L. Rivest.  The Necessity of Feedback in Minimal Monotone Combinational Circuits , 1977, IEEE Transactions on Computers.

[13]  Robert K. Brayton,et al.  Reducing structural bias in technology mapping , 2006, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[14]  Youngsoo Shin,et al.  Timing analysis of dual-edge-triggered flip-flop based circuits with clock gating , 2009, 2009 IEEE International Conference on IC Design and Technology.

[15]  P. Larsson.  High-speed architecture for a programmable frequency divider and a dual-modulus prescaler , 1996 .

[16]  Ettore Napoli,et al.  Low power double edge-triggered flip-flop using one latch , 1999 .

[17]  Robert K. Brayton,et al.  DAG-aware AIG rewriting: a fresh look at combinational logic synthesis , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[18]  Razak Hossain,et al.  Low power design using double edge triggered flip-flops , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[19]  Stephen H. Unger,et al.  Double-Edge-Triggered Flip-Flops , 1981, IEEE Transactions on Computers.

[20]  Marc D. Riedel,et al.  Cyclic combinational circuits , 2004 .

[21]  Jehoshua Bruck,et al.  The synthesis of cyclic combinational circuits , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[22]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[23]  N. Eén.  Cut Sweeping , 2009 .