A digital Cross Connect (DCS) switch for multicast and broadcast traffic

The tremendous growth of broadcast and multicast traffic applications (audio, video, IPTV, teleconferencing etc) over the internet has created an imperative demand for high performance switches. Various switching architectures have been proposed for multicast traffic support. A Digital Cross Connect (DCS) is a crossbar-based switching device and has been considered the most suitable architecture because of its low cost and internal multicast capabilities. In this paper we have proposed the design of a Digital Cross Connect (DCS) switch for broadcast and multicast traffic support. The proposed DCS design has been simulated for different traffic modes (multicast and broadcast) using Verilog Hardware Description Langauage (HDL) in Xilinx software. Further, the design can be implemented on the FPGA board in order to achieve flexibility, adaptibility and scalability.

[1]  Kees G. W. Goossens,et al.  Efficient Multicast Support in Buffered Crossbars using Networks on Chip , 2009, GLOBECOM 2009 - 2009 IEEE Global Telecommunications Conference.

[2]  Wen-Fong Wang,et al.  A Shared-Memory Design for Crosspoint Buffered Switches under Mixed Uni- and Multicast Traffic , 2010, 2010 IEEE 24th International Conference on Advanced Information Networking and Applications Workshops.

[3]  Du Xiao-wei.  Novel scheduling algorithm in high-speed crossbar and its performance analysis , 2010 .

[4]  Stamatis Vassiliadis,et al.  Efficient Multicast Support in High-Speed Packet Switches , 2007, J. Networks.

[5]  Mounir Hamdi,et al.  Scheduling multicast traffic in internally buffered crossbar switches , 2004, 2004 IEEE International Conference on Communications (IEEE Cat. No.04CH37577).

[6]  Mansoor Alam,et al.  Performance analysis of large multicast switches with multicast virtual output queues , 2005, Comput. Commun..

[7]  Kannan Balasubramanian,et al.  Multicast Due Date Round-Robin Scheduling Algorithm for Input-Queued Switches , 2016 .

[8]  Gene Eu Jan,et al.  FPGA implementation of a multicasting crossbar switch , 2009, 2009 International Conference on Microelectronics - ICM.

[9]  Jitender S. Deogun,et al.  Free space optical multicast crossbar , 2016, IEEE/OSA Journal of Optical Communications and Networking.

[10]  Xiang Chen,et al.  Predictive Unicast and Multicast Scheduling in Onboard Buffered Crossbar Switches , 2016, IEEE Communications Letters.

[12]  Wen-Fong Wang,et al.  An efficient buffered crossbar switching architecture with multiple multicast virtual output queues for mixed uni- and multicast traffic , 2008, 2008 14th Asia-Pacific Conference on Communications.

[13]  Lotfi Mhamdi.  On the Integration of Unicast and Multicast Cell Scheduling in Buffered Crossbar Switches , 2009, IEEE Transactions on Parallel and Distributed Systems.

[14]  Xiao-bo Jiang,et al.  Novel scheduling algorithm in high-speed crossbar and its performance analysis: Novel scheduling algorithm in high-speed crossbar and its performance analysis , 2010 .

[15]  Manfred Glesner,et al.  An Interleaving Switch-based Crossbar Architecture for MP SoC on FPGA , 2010, ECTI-CON2010: The 2010 ECTI International Confernce on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology.

[16]  Ashish Khodwe,et al.  VHDL Implementation Of Reconfigurable Crossbar Switch For Binoc Router , 2013 .

[17]  Cao Di,et al.  Scheduling multicast traffic in partially buffered crossbar switches , 2013, 2013 IEEE Symposium on Computers and Communications (ISCC).