论文信息 - Quantitative Evaluation in Embedded System Design: Validation of Multiprocessor Multithreaded Architectures

Quantitative Evaluation in Embedded System Design: Validation of Multiprocessor Multithreaded Architectures

As levels of parallelism are becoming increasingly complex in multiprocessor architectures GALS and asynchronous circuits, methodologies and software tools are needed to verify their functional behavior (qualitative properties) and to predict their performance (quantitative properties). This paper presents the work currently done in the multival project (pole de competitivite mondial Minalogic), in which verification and performance evaluation tools developed at INRIA and Saarland University are applied to three industrial architectures designed by Bull CEA/Leti and STMicroelectronics.

[1] Pierre Wodey,et al. LOTOS code generation for model checking of STBus based SoC: the STBus interconnection , 2003, First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2003. MEMOCODE '03. Proceedings..

[2] Yvain Thonnart,et al. Formal Verification of CHP Specifications with CADP Illustration on an Asynchronous Network-on-Chip , 2007, 13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07).

[3] Radu Mateescu,et al. CADP 2006: A Toolbox for the Construction and Analysis of Distributed Processes , 2007, CAV.

[4] Holger Hermanns,et al. Interactive Markov Chains , 2002, Lecture Notes in Computer Science.

[5] Holger Hermanns,et al. On Combining Functional Verification and Performance Evaluation Using CADP , 2002, FME.

[6] Holger Hermanns,et al. A Set of Performance and Dependability Analysis Components for CADP , 2003, TACAS.

[7] Gwen Salaün,et al. Translating Hardware Process Algebras into Standard Process Algebras: Illustration with CHP and LOTOS , 2005, IFM.