A 16Gb/s/link, 64GB/s bidirectional asymmetric memory interface cell
暂无分享,去创建一个
Ting Wu | J. Zerbe | Jung-Hoon Chun | Ken Chang | Nhat Nguyen | Haechang Lee | B. Leibowitz | Xudong Shi | Y. Frans | R. Perego | K. Kaviani | F. Assaderaghi | T.J. Chin | Jie Shen | W. Beyene | F. Quan
[1] Vladimir Stojanovic,et al. Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane transceiver cell , 2003 .
[2] Mark Horowitz,et al. A 2 Gb/s/pin CMOS asymmetric serial link , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).
[3] E. Sackinger,et al. A 3-GHz 32-dB CMOS limiting amplifier for SONET OC-48 receivers , 2000, IEEE Journal of Solid-State Circuits.
[4] M. Horowitz,et al. Clocking and circuit design for a parallel I/O on a first-generation CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[5] Michel Declercq,et al. A high-efficiency CMOS voltage doubler , 1998, IEEE J. Solid State Circuits.
[6] J. Zerbe,et al. A 16-Gb/s differential I/O cell with 380fs RJ in an emulated 40nm DRAM process , 2008, 2008 IEEE Symposium on VLSI Circuits.