C-testable multipliers based on the modified Booth algorithm

In this paper we show that the conventional implementation of the multiplier based on the modified Booth algorithm with 2-bit recording is not C-testable and then we propose simple modifications that result in a C-testable design. A test set of 80 vectors is sufficient to test each cell of our multiplier exhaustively, irrespectively of its size. All single stuck-at faults are detectable with only 31 test vectors. The number of the required extra primary inputs is only two, while both the hardware and delay overhead are very small and decrease with increasing N. For example, for our C-testable design of the 64/spl times/64 multiplier, the hardware overhead is 1.60% and the delay overhead is 9.76%.<<ETX>>

[1]  Abhijit Chatterjee,et al.  Test generation, design-for-testability and built-in self-test for arithmetic units based on graph labeling , 1991, J. Electron. Test..

[2]  Sudhakar M. Reddy,et al.  A Testable Design of Iterative Logic Arrays , 1981, IEEE Transactions on Computers.

[3]  Thomas W. Williams,et al.  Design for Testability - A Survey , 1982, IEEE Trans. Computers.

[4]  Larry L. Kinney,et al.  C-Testability of Two-Dimensional Iterative Arrays , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Arthur D. Friedman,et al.  Easily Testable Iterative Systems , 1973, IEEE Transactions on Computers.

[6]  Abhijit Chatterjee,et al.  TEST GENERATION FOR ARITHMETIC UNITS BY GRAPH LABELLING. , 1987 .

[7]  David A. Huffman,et al.  Testing for Faults in Cellular Logic Arrays , 1972 .

[8]  Dong Sam Ha,et al.  AN EFFICIENT, FORWARD FAULT SIMULATION ALGORITHM BASED ON THE PARALLEL PATTERN SINGLE FAULT PROPAGAT , 1991, 1991, Proceedings. International Test Conference.

[9]  Sung Je Hong.  An easily testable parallel multiplier , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[10]  Marco Annaratone.  Digital CMOS Circuit Design , 1986 .

[11]  Arthur D. Friedman,et al.  Fault Detection in Iterative Logic Arrays , 1971, IEEE Transactions on Computers.

[12]  Clarence L. Coates,et al.  Tessellation Aspect of Combinational Cellular Array Testing , 1974, IEEE Transactions on Computers.

[13]  William H. Kautz.  Testing for Faults in Combinational Cellular Logic Arrays , 1967, SWAT.

[14]  Abhijit Chatterjee,et al.  Test Generation for Iterative Logic Arrays Based on an N-Cube of Cell States Model , 1991, IEEE Trans. Computers.

[15]  Niraj K. Jha,et al.  Easily testable gate-level and DCVS multipliers , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  John Paul Shen,et al.  The Design of Easily Testable VLSI Array Multipliers , 1984, IEEE Transactions on Computers.