Reducing the data switching activity of serialized datastreams
暂无分享,去创建一个
[1] Ram Krishnamurthy,et al. A transition-encoded dynamic bus technique for high-performance interconnects , 2003 .
[2] Anantha Chandrakasan,et al. Bus energy minimization by transition pattern coding (TPC) in deep sub-micron technologies , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).
[3] Hoi-Jun Yoo,et al. An 800MHz star-connected on-chip network for application to systems on a chip , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[4] Vivek De,et al. Serial-link bus: a low-power on-chip bus architecture , 2005, ICCAD 2005.
[5] Yehea I. Ismail,et al. Serial-link bus: a low-power on-chip bus architecture , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[6] Hoi-Jun Yoo,et al. Application to Systems on a Chip , 2003 .
[7] Gabriel H. Loh,et al. Implementing caches in a 3D technology for high performance processors , 2005, 2005 International Conference on Computer Design.
[8] Naresh R. Shanbhag,et al. A coding framework for low-power address and data busses , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[9] Yehea I. Ismail,et al. A skewed repeater bus architecture for on-chip energy reduction in microprocessors , 2005, 2005 International Conference on Computer Design.
[10] Mircea R. Stan,et al. Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..